ST7FLITE25F2B6 datasheet(42/166 Pages) STMICROELECTRONICS

42 / 166 page

Supply, reset and clock management

ST7LITE20F2 ST7LITE25F2 ST7LITE29F2

42/166

Doc ID 8349 Rev 5

Figure 18. Reset and supply management block diagram

7.6.2

Auxiliary Voltage Detector (AVD)

The voltage detector function (AVD) is based on an analog comparison between a VIT-(AVD)

and VIT+(AVD) reference value and the VDD main supply voltage (VAVD). The VIT-(AVD)

reference value for falling voltage is lower than the VIT+(AVD) reference value for rising

voltage in order to avoid parasitic detection (hysteresis).

The output of the AVD comparator is directly readable by the application software through a

real time status bit (AVDF) in the SICSR register. This bit is read only.

Note:

The AVD functions only if the LVD is enabled through the option byte.

Monitoring the VDD main supply

The AVD voltage threshold value is relative to the selected LVD threshold configured by

option byte (see Section 15.1: Option bytes).

If the AVD interrupt is enabled, an interrupt is generated when the voltage crosses the

VIT+(LVD) or VIT-(AVD) threshold (AVDF bit is set).

In the case of a drop in voltage, the AVD interrupt acts as an early warning, allowing

software to shut down safely before the LVD resets the microcontroller (See Figure 19:

Using the AVD to monitor VDD).

Low voltage

detector

(LVD)

Auxiliary voltage

detector

(AVD)

RESET

VSS

VDD

Reset sequence

manager

(RSM)

AVD interrupt request

System integrity management

Watchdog

SICSR

timer (WDG)

AVDIE

AVDF

STATUS FLAG

LVDRF

LOCKED

WDGRF

ST7FLITE25F2B6 데이터시트(PDF) 42 Page - STMicroelectronics

ST7FLITE25F2B6 데이터시트(HTML) 42 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL