| 전자부품 데이터시트 검색엔진 |
|
MMPF0100NPEP 데이터시트(PDF) 85 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MMPF0100NPEP 데이터시트(HTML) 85 Page - Freescale Semiconductor, Inc |
|
85 / 137 page ![]() Analog Integrated Circuit Device Data Freescale Semiconductor 85 PF0100 Functional Block Requirements and Behaviors Power Generation Besides the output voltage configuration, the LDOs can be enabled or disabled at anytime during normal mode operation, as well as programmed to stay “ON” or be disabled when the PMIC enters Standby mode. Each regulator has associated I2C bits for this. Table 92 presents a summary of all valid combinations of the control bits on VGENxCTL register and the expected behavior of the LDO output. Table 91. VGEN3/ 4/ 5/ 6 Output Voltage Configuration Set Point VGENx[3:0] VGENx Output (V) 0 0000 1.80 1 0001 1.90 2 0010 2.00 3 0011 2.10 4 0100 2.20 5 0101 2.30 6 0110 2.40 7 0111 2.50 8 1000 2.60 9 1001 2.70 10 1010 2.80 11 1011 2.90 12 1100 3.00 13 1101 3.10 14 1110 3.20 15 1111 3.30 Table 92. LDO Control VGENxEN VGENxLPWR VGENxSTBY STANDBY(56) VGENxOUT 0X X X Off 10 0 X On 1 1 0 X Low Power 1X 1 0 On 10 1 1 Off 1 1 1 1 Low Power Notes 56. STANDBY refers to a Standby event as described earlier. |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |