MMPF0100NPEP datasheet(100/137 Pages) FREESCALE

100 / 137 page

Analog Integrated Circuit Device Data



100

Freescale Semiconductor

PF0100

Functional Block Requirements and Behaviors

Power Generation

Figure 26. VSNVS Supply Switch Architecture

Table 106 provides a summary of the VSNVS operation at different input voltage VIN and with or without coin cell connected to

the system.

VSNVS Control

The VSNVS output level is configured through the VSNVSVOLT[2:0]bits on VSNVSCTL register as shown in table Table 107.

VSNVS External Components

Table 106. VSNVS Modes of Operation

VSNVSVOLT[2:0]

VIN

MODE

110

> VTH1

VIN LDO 3.0 V

110

< VTL1

Coin cell switch

000 – 101

> VTH0

VIN LDO

000 – 101

< VTL0

Coin cell LDO

Table 107. Register VSNVSCTL - ADDR 0x6B

Name

Bit #

R/W

Default

Description

VSNVSVOLT

2:0

R/W

0x80

Configures VSNVS output voltage.(68)

000 = 1.0 V

001 = 1.1 V

010 = 1.2 V

011 = 1.3 V

100 = 1.5 V

101 = 1.8 V

110 = 3.0 V

111 = RSVD

UNUSED

7:3

–

0x00

UNUSED

Notes

68.

Only valid when a valid input voltage is present.

Table 108. VSNVS External Components

Capacitor

Value (

F)

VSNVS

0.47

LDO\

PF0100

VSNVS

Coin Cell

1.8 - 3.3 V

VIN

2.25 V (VTL0) -

4.5 V

LICELL

Charger

LDO/SWITCH

VREF

Input

Sense/

Selector

2C Interface

MMPF0100NPEP 데이터시트(PDF) 100 Page - Freescale Semiconductor, Inc

MMPF0100NPEP 데이터시트(HTML) 100 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL