VMV3 datasheet(32/212 Pages) MICROSEMI

32 / 212 page

Military ProASIC3/EL DC and Switching Characteristics

2-18

Revision 3

Combinatorial Cells Contribution—PC-CELL

PC-CELL = NC-CELL* 1 / 2 * PAC7 * FCLK

NC-CELL is the number of VersaTiles used as combinatorial modules in the design.



1 is the toggle rate of VersaTile outputs—guidelines are provided in Table 2-22 on

page 2-19.

FCLK is the global clock signal frequency.

Routing Net Contribution—PNET

PNET = (NS-CELL + NC-CELL) * 1 / 2 * PAC8 * FCLK

NS-CELL is the number of VersaTiles used as sequential modules in the design.

NC-CELL is the number of VersaTiles used as combinatorial modules in the design.



1 is the toggle rate of VersaTile outputs—guidelines are provided in Table 2-22 on

page 2-19.

FCLK is the global clock signal frequency.

I/O Input Buffer Contribution—PINPUTS

PINPUTS = NINPUTS * 2 / 2 * PAC9 * FCLK

NINPUTS is the number of I/O input buffers used in the design.



2 is the I/O buffer toggle rate—guidelines are provided in Table 2-22 on page 2-19.

FCLK is the global clock signal frequency.

I/O Output Buffer Contribution—POUTPUTS

POUTPUTS = NOUTPUTS * 2 / 2 * 1 * PAC10 * FCLK

NOUTPUTS is the number of I/O output buffers used in the design.



2 is the I/O buffer toggle rate—guidelines are provided in Table 2-22 on page 2-19.



1 is the I/O buffer enable rate—guidelines are provided in Table 2-23 on page 2-19.

FCLK is the global clock signal frequency.

RAM Contribution—PMEMORY

PMEMORY = PAC11 * NBLOCKS * FREAD-CLOCK * 2 + PAC12 * NBLOCK * FWRITE-CLOCK * 3

NBLOCKS is the number of RAM blocks used in the design.

FREAD-CLOCK is the memory read clock frequency.



2 is the RAM enable rate for read operations.

FWRITE-CLOCK is the memory write clock frequency.



3 is the RAM enable rate for write operations—guidelines are provided in Table 2-23 on

page 2-19.

PLL Contribution—PPLL

PPLL = PDC4 + PAC13 * FCLKOUT

FCLKOUT is the output clock frequency.1

1. If a PLL is used to generate more than one output clock, include each output clock in the formula by adding its corresponding

contribution (PAC13* FCLKOUT product) to the total PLL contribution.

VMV3 데이터시트(PDF) 32 Page - Microsemi Corporation

VMV3 데이터시트(HTML) 32 Page - Microsemi Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL