APA600 datasheet(72/178 Pages) ACTEL

72 / 178 page

ProASICPLUS Flash Family FPGAs

2- 62

v5.9

Asynchronous Write and Synchronous Read to the Same Location

Note: *New data is read if WB

↓ occurs before setup time. The stored data is read if WB ↓ occurs after hold time. The plot shows the

normal operation status.

Figure 2-35 • Asynchronous Write and Synchronous Read to the Same Location

Table 2-59 • TJ = 0°C to 110°C; VDD = 2.3 V to 2.7 V for Commercial/Industrial

TJ = –55°C to 150°C, VDD = 2.3 V to 2.7 V for Military/MIL-STD-883

Symbol txxx

Description

Min.

Max.

Units

Notes

CCYC

Cycle time

7.5

CMH

Clock high phase

3.0

CML

Clock low phase

3.0

WBRCLKS

↓ to RCLKS ↑ setup time

–0.1

WBRCLKH

↓ to RCLKS ↑ hold time

7.0

OCH

Old DO valid from RCLKS

↑

3.0

OCA/OCH

displayed

for

Access Timed Output

OCA

New DO valid from RCLKS

↑

7.5

DWRRCLKS

DI to RCLKS

↑ setup time

DWRH

DI to WB

↑ hold time

1.5

Notes:

1. This behavior is valid for Access Timed Output and Pipelined Mode Output. The table shows the timings of an Access Timed Output.

2. In asynchronous write and synchronous read access to the same location, the new write data will be read out if the active write

signal edge occurs before or at the same time as the active read clock edge. If WB changes to low after hold time, the data will be

read.

3. A setup or hold time violation will result in unknown output data.

WB = {WRB + WBLKB}

RCLKS

BRCLKH

New Data*

Last Cycle Data

WRCKS

OCH

OCA

DWRRCLK

DWRH

CCYC

CMH

CML

APA600 데이터시트(PDF) 72 Page - Actel Corporation

APA600 데이터시트(HTML) 72 Page - Actel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL