STM8L152M8 datasheet(88/134 Pages) STMICROELECTRONICS

88 / 134 page

Electrical parameters

STM8L15xx8, STM8L15xR6

88/134

DocID17943 Rev 6

9.3.4

Clock and timing characteristics

HSE external clock (HSEBYP = 1 in CLK_ECKCR)

Subject to general operating conditions for VDD and TA.

5. Data based on a differential IDD measurement between DAC in reset configuration and continuous DAC conversion of

VDD /2. Floating DAC output.

6. Data based on a differential IDD measurement between COMP1 or COMP2 in reset configuration and COMP1 or COMP2

enabled with static inputs. Supply current of internal reference voltage excluded.

7. Including supply current of internal reference voltage.

Table 28. Current consumption under external reset

Symbol

Parameter

Conditions

Typ.

Unit

IDD(RST)

Supply current under

external reset (1)

PB1/PB3/PA5 pins are

externally tied to VDD

VDD = 1.8 V

µA

VDD = 3 V

VDD = 3.6 V

1. All pins except PA0, PB0 and PB4 are floating under reset. PA0, PB0 and PB4 are configured with pull-up under reset.

PB1, PB3 and PA5 must be tied externally under reset to avoid the consumption due to their schmitt trigger.

Table 29. HSE external clock characteristics

Symbol

Parameter

Conditions

Min.

Typ.

Max.

Unit

fHSE_ext(1)

1. Guaranteed by design, not tested in production.

External clock source

frequency

116

MHz

VHSEH

OSC_IN input pin high level

voltage

0.7 x VDD

VDD

VHSEL

OSC_IN input pin low level

voltage

VSS

0.3 x VDD

Cin(HSE)(1) OSC_IN input capacitance

2.6

ILEAK_HSE

OSC_IN input leakage

current

VSS < VIN < VDD

±1

µA

STM8L152M8 데이터시트(PDF) 88 Page - STMicroelectronics

STM8L152M8 데이터시트(HTML) 88 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL