DAC5687IPZP datasheet(46/79 Pages) TI

46 / 79 page

www.ti.com

PHSTR

QFLAG

TXENABLE

DB[15]

DA[15]

PLLLOCK

MUX

CLK1

CLK1C

clk_in

MUX

PLL VCO

clk_out

sync

sync_fifo(2:0)

000

001

010

011

100

101

110

111

resync_fifo_in

CLK2

CLK2C

B0167-01

resync_fifo_out

D Q

Clock

Generator

{PLLVDD,inv_plllock,dual_clk}

sync_fifo= “100”

DA[15]FirstRisingEdge

DAC5687

SLWS164E – FEBRUARY 2005 – REVISED SEPTEMBER 2006

Initialization of the FIFO block involves selecting and asserting a synchronization source. Initialization causes the

input and output pointers to be forced to an offset of 2; the input pointer is forced to the in_sel_a state, while the

output pointer is forced to the sel_q_c state. This initialization of the input and output pointers can cause

discontinuities in a data stream and should therefore be handled at startup.

Table 12. Synchronization Source Selection

sync_fifo(2:0)

Synchronization Source

000

TXENABLE pin

001

PHSTR pin

010

QFLAG pin

011

DB[15]

100

DA[15] first transition (one shot)

101

Sync now with SIF write (always on)

110

Sync source disabled (always off)

111

Sync now with SIF write (always on)

All possible sync sources are registered with clk_in and then passed through a synchronous rising edge detector.

Figure 53. DAC5687 FIFO Synchronization Source Logic

For example, if TXENABLE is selected as the sync source, a low-to-high transition on the TXENABLE pin causes

the pointers to be initialized.

Submit Documentation Feedback

Product Folder Link(s): DAC5687

DAC5687IPZP 데이터시트(PDF) 46 Page - Texas Instruments

DAC5687IPZP 데이터시트(HTML) 46 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79

데이터시트 다운로드

링크 URL