| 전자부품 데이터시트 검색엔진 |
|
SCF5250LPV100 데이터시트(PDF) 27 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
SCF5250LPV100 데이터시트(HTML) 27 Page - Freescale Semiconductor, Inc |
|
27 / 56 page ![]() SCF5250 Data Sheet: Technical Data, Rev. 1.3 Freescale Semiconductor 27 Figure 4. Input/Output AC Timing Definition-III Table 21. Input AC Timing Specification Num Characteristic Min Max Units B11,2 1 Inputs (rising): DATA[31:16] 2 AC timing specs assume 40pF load capacitance on BCLK and 50pF load capacitance on output pins. If this value is different, the input and output timing specifications would need to be adjusted to match the clock load. Signal Valid to BCLK Rising (setup) 3 – ns B21 BCLK Rising to signal Invalid (hold) 2 – ns B31 BCLK to Input High Impedance – 5 BCLK cycle Table 22. Output AC Timing Specification Num Characteristic1 Min Max Units B102 BCLK (8mA) Rising to signal Valid – 10 ns B112 BCLK (8mA) Rising to signal Invalid (hold) 3.5 – ns B103 BCLK (4mA) Rising to signal Valid – 11 ns B113 BCLK (4mA) Rising to signal Invalid (hold) 4 – ns B124 BCLK to High Impedance (Three-State) – 14 ns B13 B14 BCLK H1 H2 HIZ OUTPUTS OUTPUTS BCLK B3 B4 INPUTS |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |