| 전자부품 데이터시트 검색엔진 |
|
ZIOL2102 데이터시트(PDF) 37 Page - List of Unclassifed Manufacturers |
|
|
|||||||||||||||||||||||||||||
ZIOL2102 데이터시트(HTML) 37 Page - List of Unclassifed Manufacturers |
|
37 / 91 page ![]() ZIOL2xxx – IC Family IO-Link compliant HV Line Driver IC Family Data Sheet January 31, 2012 © 2012 Zentrum Mikroelektronik Dresden AG — Rev. 2.2.1 All rights reserved. The material contained herein may not be reproduced, adapted, merged, translated, stored, or used without the prior written consent of the copyright owner. The information furnished in this publication is PRELIMINARY and subject to changes without notice. 37 of 90 As regards the access type to a particular register the following four types have been implemented: 1. r/w normal read/write 16 2. r read only 3. r/rst read only, clear by read 4. w/pulse writing to such type of registers causes a partial reset of certain IC functions which correspond to the assigned bit of the write accessed register; reading is possible but will return no useful information In order to illustrate for instance the w/pulse type a write access to status register MON_RST_LOCK_WURQ shall be explained. The bits of this register are assigned to the power fail event (bit 4) and the IO-Link specific wake-up request event (bit 3) and the COM/AUX driver over-current event (bit 2 and 1) and the over-temperature event (bit 0). Writing the value 0x08 (MON_RST_WURQ = 1) to the register would cause a reset of the previously detected and stored wake-up request. In doing so the to the IC interconnected µC acknowledges the occurred wake-up request thus the IC is ready to detect the next wake-up request. Table 3.7 Register Table Reg.-Name Addr. Bit-Field Bit Reset- Value r/w Comment Reference CONFIGURATION REGISTER IRQ_ENABLE 0 7:0 255 r/w Figure 3.14 0 IRQ_EN_POWER_FAIL 7 1 r/w Power fail interrupt enable Added in Rev B 0 IRQ_EN_WURQ 6 1 r/w WURQ interrupt enable 0 IRQ_EN_VALID_FLAG_ERR 5 1 r/w Valid-flag error interrupt enable 0 IRQ_EN_EEPROM_ERR 4 1 r/w Single bit error interrupt enable 0 IRQ_EN_EEPROM2_ERR 3 1 r/w Multiple bit error interrupt enable 16 Note: IC versions ZIOL2xx2 do not allow any write access. |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |