전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

NG80960JS25 데이터시트(PDF) 12 Page - Intel Corporation

부품명 NG80960JS25
상세설명  80960JA/JF/JD/JS/JC/JT 3.3 V Embedded 32-Bit Microprocessor
PDF  86 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  INTEL [Intel Corporation]
홈페이지  http://www.intel.com
Logo INTEL - Intel Corporation

NG80960JS25 데이터시트(HTML) 12 Page - Intel Corporation

Back Button NG80960JS25 Datasheet HTML 8Page - Intel Corporation NG80960JS25 Datasheet HTML 9Page - Intel Corporation NG80960JS25 Datasheet HTML 10Page - Intel Corporation NG80960JS25 Datasheet HTML 11Page - Intel Corporation NG80960JS25 Datasheet HTML 12Page - Intel Corporation NG80960JS25 Datasheet HTML 13Page - Intel Corporation NG80960JS25 Datasheet HTML 14Page - Intel Corporation NG80960JS25 Datasheet HTML 15Page - Intel Corporation NG80960JS25 Datasheet HTML 16Page - Intel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 12 / 86 page
background image
80960JA/JF/JD/JS/JC/JT 3.3 V Embedded 32-Bit Microprocessor
12
Datasheet
2.5
Instruction Set Summary
The 80960Jx adds several new instructions to the i960 processor core architecture. The new
instructions are:
• Conditional Move
• Conditional Add
• Conditional Subtract
• Byte Swap
• Halt
• Cache Control
• Interrupt Control
Table 2 identifies the instructions that the 80960Jx supports. Refer to the i960
® Jx Microprocessor
Developer’s Manual (272483) for a detailed description of each instruction.
2.6
Faults and Debugging
The 80960Jx employs a comprehensive fault model. The processor responds to faults by making
implicit calls to a fault handling routine. Specific information collected for each fault allows the
fault handler to diagnose exceptions and recover appropriately.
The processor also has built-in debug capabilities. In software, the 80960Jx may be configured to
detect as many as seven different trace event types. Alternatively, mark and fmark instructions
may generate trace events explicitly in the instruction stream. Hardware breakpoint registers are
also available to trap on execution and data addresses.
2.7
Low Power Operation
Intel fabricates the 80960Jx using an advanced sub-micron manufacturing process. The processor’s
sub-micron topology provides the circuit density for optimal cache size and high operating speeds
while dissipating modest power. The processor also uses dynamic power management to turn off
clocks to unused circuits.
Users may program the 80960Jx to enter Halt mode for maximum power savings. In Halt mode,
the processor core stops completely while the integrated peripherals continue to function, reducing
overall power requirements up to 90 percent. Processor execution resumes from internally or
externally generated interrupts.
2.8
Test Features
The 80960Jx incorporates numerous features that enhance the user’s ability to test both the
processor and the system to which it is attached. These features include ONCE (On-Circuit
Emulation) mode and Boundary Scan (JTAG).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com