| 전자부품 데이터시트 검색엔진 |
|
NG80960JS25 데이터시트(PDF) 17 Page - Intel Corporation |
|
|
|||||||||||||||||||||||||||||
NG80960JS25 데이터시트(HTML) 17 Page - Intel Corporation |
|
17 / 86 page ![]() 80960JA/JF/JD/JS/JC/JT 3.3 V Embedded 32-Bit Microprocessor Datasheet 17 Table 7. Pin Description Nomenclature Symbol Description I Input pin only. O Output pin only. I/O Pin may be either an input or output. – Pin must be connected as described. S Synchronous. Inputs must meet setup and hold times relative to CLKIN for proper operation. S(E) Edge sensitive input S(L) Level sensitive input A (...) Asynchronous. Inputs may be asynchronous relative to CLKIN. A(E) Edge sensitive input A(L) Level sensitive input R (...) While the processor’s RESET# pin is asserted, the pin: R(1) is driven to VCC R(0) is driven to VSS R(Q) is a valid output R(X) is driven to unknown state R(H) is pulled up to VCC H (...) While the processor is in the hold state, the pin: H(1) is driven to VCC H(0) is driven to VSS H(Q) Maintains previous state or continues to be a valid output H(Z) Floats P (...) While the processor is halted, the pin: P(1) is driven to VCC P(0) is driven to VSS P(Q) Maintains previous state or continues to be a valid output |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |