전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

ICS1531 데이터시트(PDF) 44 Page - Integrated Circuit Systems

부품명 ICS1531
상세설명  Triple 8-bit MSPS A/D Converters with Line-Locked Clock Generator
PDF  76 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  ICST [Integrated Circuit Systems]
홈페이지  http://www.icst.com
Logo ICST - Integrated Circuit Systems

ICS1531 데이터시트(HTML) 44 Page - Integrated Circuit Systems

Back Button ICS1531 Datasheet HTML 40Page - Integrated Circuit Systems ICS1531 Datasheet HTML 41Page - Integrated Circuit Systems ICS1531 Datasheet HTML 42Page - Integrated Circuit Systems ICS1531 Datasheet HTML 43Page - Integrated Circuit Systems ICS1531 Datasheet HTML 44Page - Integrated Circuit Systems ICS1531 Datasheet HTML 45Page - Integrated Circuit Systems ICS1531 Datasheet HTML 46Page - Integrated Circuit Systems ICS1531 Datasheet HTML 47Page - Integrated Circuit Systems ICS1531 Datasheet HTML 48Page - Integrated Circuit Systems Next Button
Zoom Inzoom in Zoom Outzoom out
 44 / 76 page
background image
ICS1531 Rev N 12/1/99
December, 1999
44
Chapter 6
Register Set
ICS1531 Data Sheet - Preliminary
Copyright © 1999, Integrated Circuit Systems, Inc.
All rights reserved.
6.5.27
Register 2Ah: MCLK-SSOE
The MCLK-SSOE (MCLK Spread Spectrum Output Enable) Register is used to control the gain of the
MCLK PFD and spread spectrum. (To select values, see Section 7.3, “Programming Spread Spectrum”.)
6.5.28
Register 2Bh: MCLK-OE
The MCLK-OE (MCLK Output Enable) Register is used to enable the MCLK output and spread-spectrum
functionality. (To select values, see Section 7.3, “Programming Spread Spectrum”.)
Table 6-27.
MCLK-SSOE Register
Bit
Bit Name
Bit Definition
Ac-
cess
Spec.
Func.
Re-
set
2A:7-
2A:6
MCLK_SS [1-0]
MCLK Spread-Spectrum (Gain Select) [1-0].
• 0 = The gain is 1.
• 1 = The gain is 2.
• 2 = The gain is 4.
• 3 = The gain is 8.
R/W
D-MK
0
2A:5
Reserved
Reserved.
• See Section 6.1, “Reserved Bits”.
• This bit can be programmed to ‘0’.
––
0
2A:4-
2A:2
MCLK_PFD [2-0] MCLK Phase/Frequency Detector (Gain Select) [2-0].
These bits determine the gain for the MCLK
Phase/Frequency Detector.
• 0 = The gain is 1.
• 1 = The gain is 2.
• 2 = The gain is 4.
• 3 = The gain is 8.
• 4 = The gain is 16, and so forth.
R/W
D-MK
0
2A:1-
2A:0
MCLK_OSD
[1-0]
MCLK Output Scaler Divider [1-0].
These bits determine the value for dividing the MCLK output
scaler.
• 0 = Division is by 1.
• 1 = Division is by 2.
• 2 = Division is by 4.
• 3 = Division is by 8.
R/W
D-MK
0
Table 6-28.
MCLK-OE Register
Bit
Bit Name
Bit Definition
Ac-
cess
Spec.
Func.
Re-
set
2B:7-
2B:2
Reserved
Reserved.
• See Section 6.1, “Reserved Bits”.
• These bits can be programmed to ‘0’.
––
0
2B:1
MCLK_SSENB
MCLK Spread-Spectrum Enable.
• 0 = Disable MCLK spread-spectrum functionality.
• 1 = Enable MCLK spread-spectrum functionality.
R/W
–
0
2B:0
MCLK_OE
MCLK Output Enable.
• 0 = Disable MCLK output.
• 1 = Enable MCLK output.
R/W
–
0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com