| 전자부품 데이터시트 검색엔진 |
|
ICS1531 데이터시트(PDF) 55 Page - Integrated Circuit Systems |
|
|
|||||||||||||||||||||||||||||
ICS1531 데이터시트(HTML) 55 Page - Integrated Circuit Systems |
|
55 / 76 page ![]() Chapter 7 Programming ICS1531 Rev N 12/1/99 December, 1999 55 Copyright © 1999, Integrated Circuit Systems, Inc. All rights reserved. ICS1531 Data Sheet - Preliminary 7.2 Programming Flow for Modifying PLL and DPA Settings Figure 7-2. ICS1531 Flow for Capture/Input Clock PLL Set DPA Output Delay to 0 Initialize Registers 0 and 8 Set Input, PFD Gain, Post Scaler, and Feedback Divider Set DPA Resolution PLL Software Reset DPA Software Reset PLL Locked ? Change PLL Freq. ? Wait ~ 1ms Wait ~ 1ms Enable Desired Outputs Regs 0 through 3 Reg4[5:0]=0 Yes Yes No No RegA=0Ah RegA=50h Reg12[1]=1? Done Select Desired DPA Output Delay Reg4[5:0] Reg6[6:2] |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |