전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

ADV7341 데이터시트(PDF) 11 Page - Analog Devices

부품명 ADV7341
상세설명  Multiformat Video Encoder, Six 12-Bit Noise Shaped Video DACS
PDF  108 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  AD [Analog Devices]
홈페이지  http://www.analog.com
Logo AD - Analog Devices

ADV7341 데이터시트(HTML) 11 Page - Analog Devices

Back Button ADV7341_15 Datasheet HTML 7Page - Analog Devices ADV7341_15 Datasheet HTML 8Page - Analog Devices ADV7341_15 Datasheet HTML 9Page - Analog Devices ADV7341_15 Datasheet HTML 10Page - Analog Devices ADV7341_15 Datasheet HTML 11Page - Analog Devices ADV7341_15 Datasheet HTML 12Page - Analog Devices ADV7341_15 Datasheet HTML 13Page - Analog Devices ADV7341_15 Datasheet HTML 14Page - Analog Devices ADV7341_15 Datasheet HTML 15Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 108 page
background image
Data Sheet
ADV7340/ADV7341
Rev. C | Page 11 of 108
MPU PORT TIMING SPECIFICATIONS
VDD = 1.71 V to 1.89 V. PVDD = 1.71 V to 1.89 V. VAA = 2.6 V to 3.465 V. VDD_IO = 1.71 V to 3.63 V.
All specifications TMIN to TMAX (−40°C to +85°C), unless otherwise noted.
Table 10.
Parameter
Conditions
Min
Typ
Max
Unit
MPU PORT, I2C MODE1
See Figure 19
SCL Frequency
0
400
kHz
SCL High Pulse Width, t1
0.6
µs
SCL Low Pulse Width, t2
1.3
µs
Hold Time (Start Condition), t3
0.6
µs
Setup Time (Start Condition), t4
0.6
µs
Data Setup Time, t5
100
ns
SDA, SCL Rise Time, t6
300
ns
SDA, SCL Fall Time, t7
300
ns
Setup Time (Stop Condition), t8
0.6
µs
1
Guaranteed by characterization.
POWER SPECIFICATIONS
VDD = 1.8 V, PVDD = 1.8 V, VAA = 3.3 V, VDD_IO = 3.3 V, TA = 25°C.
Table 11.
Parameter
Conditions
Min
Typ
Max
Unit
NORMAL POWER MODE1, 2
IDD3
SD only (16× oversampling)
90
mA
ED only (8× oversampling)4
65
mA
HD only (4× oversampling)4
91
mA
SD (16× oversampling) and ED (8× oversampling)
95
mA
SD (16× oversampling) and HD (4× oversampling)
122
mA
IDD_IO
1
mA
IAA5
Three DACs enabled (ED/HD only)
124
mA
Six DACs enabled (SD only and simultaneous modes )
140
mA
IPLL
SD only, ED only, or HD only modes
5
mA
Simultaneous modes
10
mA
SLEEP MODE
IDD
5
µA
IAA
0.3
µA
IDD_IO
0.2
µA
IPLL
0.1
µA
1
RSET1 = 510 Ω (DAC 1, DAC 2, and DAC 3 operating in full-drive mode). RSET2 = 4.12 kΩ (DAC 4, DAC 5, and DAC 6 operating in low-drive mode).
2
75% color bar test pattern applied to pixel data pins.
3
IDD is the continuous current required to drive the digital core.
4
Applicable to both single data rate (SDR) and dual data rate (DDR) input modes.
5
IAA is the total current required to supply all DACs.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com