 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
ADV7341 데이터시트(PDF) 13 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADV7341 데이터시트(HTML) 13 Page - Analog Devices |
|
|
13 / 108 page  Data Sheet ADV7340/ADV7341 Rev. C | Page 13 of 108 TIMING DIAGRAMS The following abbreviations are used in Figure 2 to Figure 13: • t9 = clock high time • t10 = clock low time • t11 = data setup time • t12 = data hold time • t13 = control output access time • t14 = control output hold time In addition, refer to Table 36 for the ADV7340/ADV7341 input configuration. Figure 2. SD Only, 8-/10-Bit, 4:2:2 YCrCb Pixel Input Mode (Input Mode 000) Figure 3. SD Only, 16-/20-Bit, 4:2:2 YCrCb Pixel Input Mode (Input Mode 000) t9 CLKIN_A t10 CONTROL OUTPUTS S_HSYNC, S_VSYNC Cr2 Cb2 Cr0 Cb0 *SELECTED BY SUBADDRESS 0x01, BIT 7. IN MASTER/SLAVE MODE IN SLAVE MODE Y0 Y1 Y2 S9 TO S0/ Y9 TO Y0* CONTROL INPUTS t12 t11 t13 t14 IN MASTER/SLAVE MODE IN SLAVE MODE CLKIN_A CONTROL OUTPUTS S_HSYNC, S_VSYNC *SELECTED BY SUBADDRESS 0x01, BIT 7. S9 TO S0/ Y9 TO Y0* Y9 TO Y0/ C9 TO C0* CONTROL INPUTS t9 t10 Cr2 Cb2 Cr0 Cb0 Y0 Y1 Y2 Y3 t12 t14 t11 t13 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
