| 전자부품 데이터시트 검색엔진 |
|
UPD17708 데이터시트(PDF) 221 Page - NEC |
|
|
|||||||||||||||||||||||||||||
UPD17708 데이터시트(HTML) 221 Page - NEC |
|
221 / 356 page ![]() 221 µPD17704, 17705, 17707, 17708, 17709 16.2.3 Clock control block The clock control block controls generation of a clock when the internal clock is used (master operation) and clock output timing. The frequency fSC of the internal clock is set by the SIO0CK1 and SIO0CK0 flags of the serial I/O0 clock selection register. Figure 16-4 shows the configuration of the serial I/O0 clock selection register. The shift clock output from the clock control block is valid only for the master operation (SIO0MS flag = 1). For the clock generation timing, refer to the description of each communication mode. Figure 16-4. Configuration of Serial I/O0 Clock Selection Register Name Flag symbol b3 0 b2 S B M D b1 S I O 0 C K 1 b0 S I O 0 C K 0 Address 0BH Read/Write R/W Serial I/O0 clock selection Power-ON reset WDT&SP reset CE reset Clock stop 00 0 0 0 0 0 0 0 0 0 0 0 93.75 kHz 375.00 kHz 281.25 kHz 46.875 kHz Selects internal shift clock frequency fSC of serial interface 0 Continues processing Slave reception mode is set automatically if acknowledge signal is not received (fixed to “1” when serial I/O is selected) Selects operation mode during slave transmission of I2C bus Fixed to “0” 0 1 0 0 1 1 0 1 0 1 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |