| 전자부품 데이터시트 검색엔진 |
|
UPD17708 데이터시트(PDF) 224 Page - NEC |
|
|
|||||||||||||||||||||||||||||
UPD17708 데이터시트(HTML) 224 Page - NEC |
|
224 / 356 page ![]() 224 µPD17704, 17705, 17707, 17708, 17709 16.2.5 Presettable shift register 0 Presettable shift register 0 is an 8-bit shift register that writes serial out data and reads serial in data. This register writes or reads data via data buffer. It outputs the contents of the most significant bit (MSB) from the serial data I/O pin in synchronization with the falling edge of the shift clock (during transmission operation), and reads data to the least significant bit (LSB) in synchronization with the rising edge of the serial clock. Figure 16-6 shows the configuration of the presettable shift register 0. Figure 16-6. Configuration of Presettable Shift Register 0 Note Data may be destroyed if the PUT or GET instruction is executed during serial communication. For details, refer to 16.2.10 Causions on setting and reading data. Name b3 b2 b1 Symbol Peripheral register b0 L S B 03H Sets serial out data and reads serial in data D7 ← D6 ← D5 ← D4 ← D3 ← D2 ← D1 ← D0 Serial out Serial in Peripheral register SIO0SFR b7 M S B b6 b5 b4 Presettable shift register 0 Valid data D7 D6 D5 D4 D3 D2 D1 D0 DBF3 Data buffer Don't care Transfer data DBF2 Don't care DBF1 DBF0 GETNote 8 PUTNote |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |