전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

UPD17708 데이터시트(PDF) 228 Page - NEC

부품명 UPD17708
상세설명  4-BIT SINGLE-CHIP MICROCONTROLLERS WITH DEDICATED HARDWARE FOR DIGITAL TUNING SYSTEM
PDF  356 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  NEC [NEC]
홈페이지  http://www.nec.com/
Logo NEC - NEC

UPD17708 데이터시트(HTML) 228 Page - NEC

Back Button UPD17708 Datasheet HTML 224Page - NEC UPD17708 Datasheet HTML 225Page - NEC UPD17708 Datasheet HTML 226Page - NEC UPD17708 Datasheet HTML 227Page - NEC UPD17708 Datasheet HTML 228Page - NEC UPD17708 Datasheet HTML 229Page - NEC UPD17708 Datasheet HTML 230Page - NEC UPD17708 Datasheet HTML 231Page - NEC UPD17708 Datasheet HTML 232Page - NEC Next Button
Zoom Inzoom in Zoom Outzoom out
 228 / 356 page
background image
228
µPD17704, 17705, 17707, 17708, 17709
16.2.7 Interrupt control block
The interrupt control block sets a condition under which an interrupt request is issued by the serial I/O0 interrupt
mode selection register.
When the interrupt request issuance condition is satisfied, the IRQSIO0 flag is set.
Change the interrupt request issuance condition while communication is in the wait status. If it is changed after
communication has been released from the wait status, an interrupt request may be issued as soon as the condition
has been changed.
Figure 16-9 shows the configuration of the serial I/O0 interrupt mode selection register.
Figure 16-9. Configuration of Serial I/O0 Interrupt Mode Selection Register
Notes 1. An interrupt request is issued if this mode is set when the value of the clock counter is “7”.
2. An interrupt request is issued if this mode is set when the value of the clock counter is “8”.
3. An interrupt request is issued if this mode is set when the SBSTT flag = 1 and the value of the clock
counter is “7”.
4. An interrupt request is issued if this mode is set after the stop condition has been issued.
Name
Flag symbol
b3
0
b2
0
b1
S
I
O
0
I
M
D
1
b0
S
I
O
0
I
M
D
0
Address
0CH
Read/Write
R/W
Serial I/O0 interrupt mode
selection
Power-ON reset
WDT & SP reset
CE reset
Clock stop
00
0
0
0
0
0
0
0
0
Rising edge of shift clock when value
of clock counter reaches “7”
Rising edge of shift clock when value
of clock counter reaches “8”
Rising edge of shift clock when value
of clock counter reaches “7” after
detection of start condition Note 3
When stop condition is detected Note 4
Rising edge of shift clock when value
of clock counter reaches “7” Note 1
Rising edge of shift clock when value
of clock counter reaches “8” Note 2
Interrupt request is not issued
Sets interrupt request issuance condition
Fixed to “0”
0
0
1
1
0
1
0
1
I2C bus mode
Serial I/O mode



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com