 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
UM0225 데이터시트(PDF) 21 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
UM0225 데이터시트(HTML) 21 Page - STMicroelectronics |
|
|
21 / 57 page  Obsolete Product(s) - Obsolete Product(s) Obsolete Product(s) - Obsolete Product(s) UM0225 3 Designing with CAPS 20/56 Selecting the Main Oscillator input clock - 4 to 25 MHz external crystal, requires you to enter the external crystal frequency, as shown in Figure 12.: Main oscillator clocks selection, step 1. Figure 12. Main oscillator clocks selection, step 1 The frequency must be in the range from 4 to 25 MHz. Note: If the STR91x provides clock to the external Ethernet PHY interface device, the frequency must be 25 MHz. Otherwise, a separate clock is needed for the PHY. The PLL can be used to generate the desired master clock frequency used by the CPU and various peripherals. Note: 1 The maximum master clock output is 96 MHz. 2 When using USB, the master clock frequency should be either 48 MHz or 96 MHz, unless an external USB clock is provided. Selecting the PLL clock, requires you to enter the external crystal frequency and the PLL frequency, as shown in Figure 13.: PLL clocks selection, step 1. |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
