RM0319 datasheet(111/368 Pages) STMICROELECTRONICS

111 / 368 page

RM0319

USB 2.0 Host ports (UHC)

Doc ID 022640 Rev 3

111/368

10.3

Functional description

Figure 31.

UHC block diagram.

10.3.1

AHB bus interface unit (BIU)

USB 2.0 Host access to the AHB bus is granted by the AHB Bus Interface Unit (BIU), which

consists of a master module and a slave module.

The AHB BIU Slave module acts a slave on the AHB and responds to all EHCI/OHCI

operational registers (see Operational registers on page 112) accesses from an AHB

master. In particular, this module allows RW access to its operational registers through the

AHB bus.

Note:

There is only a single AHB slave port in AHB BIU Slave module for both EHCI and OHCI

host controller registers access.

The AHB BIU Master module, acting as a master on the AHB, receives requests from the

List Processor block (see List processor on page 112) within the EHCI Host Controller, and

transfers data with system memory through the AHB bus. The AHB BIU Master supports 8-,

16-, and 32 bit data transfers, and 32 bit address transfers.

10.3.2

EHCI host controller

An EHCI Host Controller compliant with the EHCI specification (version 1.0) is embedded

within the UHC to support the 480 Mbps high-speed (HS) transaction of USB 2.0. HS

devices connected to the two downstream ports.

The main blocks of the EHCI host controller are described below.

EHCI

OHCI

SOF

Generator

EHCI

Operation

List

Processor

Packet Buffer

Port0

Port1

USB2.0 EHCI Controller

USB1.1 OHCI

Controller

USB1.1 OHCI

Controller

UHC

RM0319 데이터시트(PDF) 111 Page - STMicroelectronics

RM0319 데이터시트(HTML) 111 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL