전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

RM0319 데이터시트(PDF) 189 Page - STMicroelectronics

부품명 RM0319
상세설명  SPEAr320S architecture and functionality
PDF  368 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

RM0319 데이터시트(HTML) 189 Page - STMicroelectronics

Back Button RM0319 Datasheet HTML 185Page - STMicroelectronics RM0319 Datasheet HTML 186Page - STMicroelectronics RM0319 Datasheet HTML 187Page - STMicroelectronics RM0319 Datasheet HTML 188Page - STMicroelectronics RM0319 Datasheet HTML 189Page - STMicroelectronics RM0319 Datasheet HTML 190Page - STMicroelectronics RM0319 Datasheet HTML 191Page - STMicroelectronics RM0319 Datasheet HTML 192Page - STMicroelectronics RM0319 Datasheet HTML 193Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 189 / 368 page
background image
RM0319
MMC-SD card/SDIO controller
Doc ID 022640 Rev 3
189/368
Figure 63.
Data transaction sequence with SDMA
1.
Set the SDMA System Address register which contains the system memory address.
2.
Set the value to the Block Size register.
3.
Set the value to the Block Count register.
4.
Set the argument value to the Argument register.
5.
Set the value to the Transfer Mode register. The host driver determines Multi/Single
Block Select, Block Count Enable, Data Transfer Direction, Auto CMD12 Enable and
DMA Enable.
6.
Set the value to the Command register.
7.
Then wait for the Command Complete Interrupt.
8.
Write logic ‘1’ to the Command Complete in the Normal Interrupt Status register to
clear bit.
Start
End
(1)
(2)
(3)
(4)
(6)
(7)
(9)
(13)
(5)
(8)
(10)
(11)
(12)
(14)
Set System Address Reg
Set Block Size Reg
Set Block Count Reg
Set Argument Reg
Set Transfer Mode Reg
Set Command Mode Reg
Wait for
Command Complete Int
Command
Complete Int occur
Clr Command Complete Status
Get Response Data
Wait for
Transfer Complete Int
and DMA Int
Transfer
Complete Int
occur
Check Interrupt
Status
DMA Int occur
Clr DMA Interrupt Status
Set System Address Reg
Clr Transfer Complete Status
Clr DMA Interrupt Status



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com