RM0319 datasheet(292/368 Pages) STMICROELECTRONICS

292 / 368 page

Digital audio port (I2S)

RM0319

292/368

Doc ID 022640 Rev 3

27.4

Functional description

Figure 103. I2S block diagram

27.4.1

Transmit channels

I2S has one stereo I2S transmit (TX) channel. This channel operates in master mode.

Stereo data pairs (such as, left and right audio data) written to a TX channel register are

shifted out serially on the serial data out line I2S_TX. The shifting is timed with respect to

the serial clock I2S_CLK and the word select line I2S_LR.

Note:

The clock generation block must be disabled prior to any changes to I2S_CLK gating value.

(refer to RM0321: SPEAr320S address map and registers)

27.4.2

Receive channels

I2S has one stereo I2S receive (RX) channel. This channel operates in master mode.

Stereo data pairs (such as, left and right audio data) are received serially from a data input

line I2S_RX. These data words are stored in RX FIFOs until they are read by software. The

receiving is timed with respect to the serial clock (I2S_CLK) and the word select line

(I2S_LR).

See also: Section 27.7.2: Using the I2S receiver (Rx mode)

APB interface

DMAC REQ/CLR

Interrupts

I2S Master

audio_over_samp_clk

I2S_CLK

I2S_TX

I2S_LR

I2S_RX

Transmit channel 0

Receive channel 0

Left

FIFO

Left

FIFO

Right

FIFO

Right

FIFO

RM0319 데이터시트(PDF) 292 Page - STMicroelectronics

RM0319 데이터시트(HTML) 292 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL