| 전자부품 데이터시트 검색엔진 |
|
UPD72001C 데이터시트(PDF) 18 Page - NEC |
|
|
|||||||||||||||||||||||||||||
UPD72001C 데이터시트(HTML) 18 Page - NEC |
|
18 / 40 page ![]() µPD72001-11, 72001-A8 18 Modem control: Parameter Symbol Condition Rated Value Unit MIN. MAX. CTS, DCD, SYNC pulse High tWMH 2tCYK width Low tWML 2tCYK CTS, DCD, SYNC → INT delay time tDMIQ 2tCYK STRXC, TRXC ↑ → SYNC setup time TSSYRC COP external synchronization 0 2 tCYK Communication control: Parameter Symbol Condition Rated Value Unit MIN. MAX. Transmit enable command tDTETD1 ASYNC, COP 3 tCYC (WR ↑, CTS ↓) → TXD delay time tDTETD2 BOP 4 7 tCYC Receive enable command (DCD ↓)tSRERC 1tCYC setup time (vs. start bit, STRXC ↑, TRXC ↑ of sync character)Note Receive enable command (DCD ↓)tHRCRE1 ASYNC 7 tCYK hold time (vs. STRXC ↑, TRXC ↑)Note tHRCRE2 COP 20tCYC + 8tCYK tHRCRE3 BOP 3tCYC + 8tCYK Receive clock (STRXC, TRXC)Note tHRDRC1 ASYNC 1 Bit hold time (vs. stop bit, MSB of CRC, tHRDRC2 COP 22 tCYC MSB of end flag) tHRDRC3 BOP 5 tCYC Receive clock (STRXC, TRXC)Note tSRCRD1 ASYNC 1 Bit setup time (vs. start bit, sync character) tSRCRD2 COP, BOP 1 tCYC Note Of STRXC and TRXC, the one used as the receive clock. Crystal oscillation and reset Parameter Symbol Condition Rated Value Unit MIN. MAX. XI1 input cycle time tCYX 90 2000 ns RESET pulse width tWRSL 2tCYK Caution The system clock cycle in all modes must be five times that of the data rate. |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |