| 전자부품 데이터시트 검색엔진 |
|
UPD72001C 데이터시트(PDF) 22 Page - NEC |
|
|
|||||||||||||||||||||||||||||
UPD72001C 데이터시트(HTML) 22 Page - NEC |
|
22 / 40 page ![]() µPD72001-11, 72001-A8 22 Serial control: Parameter Symbol Condition Rated Value Unit MIN. MAX. Transmit/receive data cycle tCYD 5tCYK STRXC, TRXC input clock cycle tCYC TA = –10 to +70 °C 125 DC ns TA = –40 to +85 °C 140 DC ns STRXC, TRXC input tWCH High level TA = –10 to +70 °C50 DC ns clock pulse width TA = –40 to +85 °C55 DC ns tWCL Low level TA = –10 to +70 °C60 DC ns TA = –40 to +85 °C65 DC ns STRXC, TRXC ↓ → delay time tDTCTD1 ×1 mode, COP, TA = –10 to +70 °C 140 ns BOP TA = –40 to +85 °C 145 ns tDTCTD2 ×16, 32, 64 mode TA = –10 to +70 °C 300 ns TA = –40 to +85 °C 305 ns TRXC ↓ → TxD delay time tDTCTD3 TRXC is output 0 100 ns RXD setup time (vs. STRXC, TRXC ↑)tSRDRC When DPLL is TA = –10 to +70 °C0 ns not used TA = –40 to +85 °C5 ns RXD hold time (vs. STRXC, TRXC ↑)tHRCRD When DPLL is TA = –10 to +70 °C 140 ns not used TA = –40 to +85 °C 145 ns RXD → TXD delay time tDRDTD1 ECHO BACK mode 100 ns tDRDTD2 Without SDLC Loop delay 100 ns TXD → INT delay time tDTDIQ TX INT mode 4 6 tCYK TXD → DRQTX delay time tDTDDQ TX DMA mode 4 6 tCYK RxC ↑ Note → INT delay time tDRCIQ RX INT mode 7 11 tCYK RxC ↑ Note → DRQRX delay time tDRCDQ RX DMA mode 7 11 tCYK RD ↓ → DRQRX ↓ delay time tDRDQ 140 ns WR ↓ → DRQTX ↓ delay time tDWDQ 140 ns Note Of STRXC and TRXC, the one used as the receive clock. |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |