ISPMACH4ACPLDFAMILY datasheet(12/62 Pages) LATTICE

12 / 62 page

ispMACH 4A Family

Note:

1. Polarity of CLK/LE can be programmed

Although the macrocell shows only one input to the register, the XOR gate in the logic allocator

allows the D-, T-type register to emulate J-K, and S-R behavior. In this case, the available product

terms are divided between J and K (or S and R). When conﬁgured as J-K, S-R, or T-type, the

extra product term must be used on the XOR gate input for ﬂip-ﬂop emulation. In any register

type, the polarity of the inputs can be programmed.

The clock input to the ﬂip-ﬂop can select any of the four PAL block clocks in synchronous mode,

with the additional choice of either polarity of an individual product term clock in the

asynchronous mode.

The initialization circuit depends on the mode. In synchronous mode (Figure 7), asynchronous

reset and preset are provided, each driven by a product term common to the entire PAL block.

Table 8. Register/Latch Operation

Conﬁguration

Input(s)

CLK/LE 1

Q+

D-type Register

D=X

D=0

D=1

0,1,

↓ (↑)

↑ (↓)

T-type Register

T=X

T=0

T=1

0, 1,

↓ (↑)

↑ (↓)

D-type Latch

D=X

D=0

D=1

1(0)

0(1)

Power-Up

Reset

D/T/L

PAL-Block

Initialization

Product Terms

a. Power-up reset

Power-Up

Preset

D/L

PAL-Block

Initialization

Product Terms

17466G-012

17466G-013

Figure 7. Synchronous Mode Initialization Conﬁgurations

b. Power-up preset

ISPMACH4ACPLDFAMILY 데이터시트(PDF) 12 Page - Lattice Semiconductor

ISPMACH4ACPLDFAMILY 데이터시트(HTML) 12 Page - Lattice Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62

데이터시트 다운로드

링크 URL