ISPMACH4ACPLDFAMILY datasheet(17/62 Pages) LATTICE

17 / 62 page

ispMACH 4A Family

I/O Cell

The I/O cell (Figures 10 and 11) simply consists of a programmable output enable, a feedback

path, and ﬂip-ﬂop (except ispMACH 4A devices with 1:1 macrocell-I/O cell ratio). An individual

output enable product term is provided for each I/O cell. The feedback signal drives the input

switch matrix.

The I/O cell (Figure 10) contains a ﬂip-ﬂop, which provides the capability for storing the input

in a D-type register or latch. The clock can be any of the PAL block clocks. Both the direct and

registered versions of the input are sent to the input switch matrix. This allows for such functions

as “time-domain-multiplexed” data comparison, where the ﬁrst data value is stored, and then the

second data value is put on the I/O pin and compared with the previous stored value.

Note that the ﬂip-ﬂop used in the ispMACH 4A I/O cell is independent of the ﬂip-ﬂops in the

macrocells. It powers up to a logic low.

Zero-Hold-Time Input Register

The ispMACH 4A devices have a zero-hold-time (ZHT) fuse which controls the time delay

associated with loading data into all I/O cell registers and latches. When programmed, the ZHT

fuse increases the data path setup delays to input storage elements, matching equivalent delays

in the clock path. When the fuse is erased, the setup time to the input storage element is

minimized. This feature facilitates doing worst-case designs for which data is loaded from

sources which have low (or zero) minimum output propagation delays from clock edges.

D/L

Block CLK3

Block CLK2

Block CLK1

Block CLK0

Input

Switch

Matrix

Individual

Output Enable

Product Term

From Output

Switch Matrix

17466G-017

17466G-018

Figure 10. I/O Cell for ispMACH 4A Devices with 2:1

Macrocell-I/O Cell Ratio

Figure 11. I/O Cell for ispMACH 4A Devices with 1:1

Macrocell-I/O Cell Ratio

Input

Switch

Matrix

Individual

Output Enable

Product Term

From Output

Switch Matrix

Power-up reset

ISPMACH4ACPLDFAMILY 데이터시트(PDF) 17 Page - Lattice Semiconductor

ISPMACH4ACPLDFAMILY 데이터시트(HTML) 17 Page - Lattice Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62

데이터시트 다운로드

링크 URL