 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
PIC16F628-20/SS 데이터시트(PDF) 110 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
PIC16F628-20/SS 데이터시트(HTML) 110 Page - Microchip Technology |
|
|
110 / 160 page  PIC16F62X DS40300B-page 110 Preliminary © 1999 Microchip Technology Inc. FIGURE 14-18: WATCHDOG TIMER BLOCK DIAGRAM TABLE 14-9: SUMMARY OF WATCHDOG TIMER REGISTERS Address Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Value on POR Reset Value on all other Resets 2007h Config. bits LVP BOREN MCLRE FOSC2 PWRTE WDTE FOSC1 FOSC0 uuuu uuuu uuuu uuuu 81h OPTION RBPU INTEDG T0CS T0SE PSA PS2 PS1 PS0 1111 1111 1111 1111 Legend: Shaded cells are not used by the Watchdog Timer. Note: _ = Unimplemented location, read as “0” + = Reserved for future use From TMR0 Clock Source (Figure 6-6) To TMR0 (Figure 6-6) Postscaler Watchdog Timer M U X PSA 8 - to -1 MUX PSA WDT Time-out 1 0 0 1 WDT Enable Bit PS<2:0> • • Note: T0SE, T0CS, PSA, PS0-PS2 are bits in the OPTION register. 8 MUX |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
