W97AH6KB datasheet(21/127 Pages) WINBOND

21 / 127 page

W97AH6KB / W97AH2KB

Publication Release Date: May 15, 2014

Revision: A01-001

- 21 -

7.3.3.1

Burst Sequence by Burst Length (BL), Burst Type (BT), and Warp Control (WC)

Burst Cycle Number and Burst Address Sequence

wrap

any

y+1 y+2 y+3

wrap

seq

int

any

illegal (not allowed)

wrap

seq

int

illegal (not allowed)

any

illegal (not allowed)

Notes:

1. C0 input is not present on CA bus. It is implied zero.

2. For BL=4, the burst address represents C[1: 0].

3. For BL=8, the burst address represents C[2:0].

4. For BL=16, the burst address represents C[3:0].

5. For no-wrap (nw), BL4, the burst shall not cross the page boundary and shall not cross sub-page boundary. The variable y may start at

any address with C0 equal to 0 and may not start at any address shown in table below.

7.3.3.2

Non Wrap Restrictions

Bus Width

1Gb

Not across full page boundary

x16

3FE, 3FF, 000, 001

x32

1FE, 1FF, 000, 001

Not across sub page boundary

x16

1FE, 1FF, 200, 201

x32

None

Note: Non-wrap BL=4 data-orders shown above are prohibited.

W97AH6KB 데이터시트(PDF) 21 Page - Winbond

W97AH6KB 데이터시트(HTML) 21 Page - Winbond

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL