FXLS8471Q datasheet(47/75 Pages) FREESCALE

47 / 75 page

FXLS8471Q

Sensors

Freescale Semiconductor, Inc.

10.7.2

PL_CFG (0x11) register

This register enables the Portrait/Landscape function and sets the behavior of the debounce counter.

10.7.3

PL_COUNT (0x12) register

This register sets the debounce count for the orientation state transition. The minimum debounce latency is determined by the

system ODR value and the value of the PL_COUNT register. Any change to the system ODR or a transition from Active to

Standby (or vice-versa) resets the internal landscape/portrait internal debounce counters.

Table 62. PL_CFG register

dbcntm

pl_en

—————

—

10000000

Table 63. PL_CFG bit descriptions

Field

Description

dbcntm

Debounce counter mode selection.

0: Decrements debounce whenever condition of interest is no longer valid.

1: Clears counter whenever condition of interest is no longer valid.

pl_en

Portrait/Landscape detection enable.

0: Portrait/Landscape detection is disabled.

1: Portrait/Landscape detection is enabled.

Table 64. PL_COUNT register

dbnce[7:0]

8’b00000000

Table 65. PL_Count Relationship with the ODR

ODR (Hz)

Max time range (s)

Time step (ms)

Normal

LPLN

High

resolution

Low power

Normal

LPLN

High

resolution

Low power

800

0.319

1.25

400

0.638

2.5

200

1.28

0.638

1.28

2.5

100

2.55

0.638

2.55

2.5

5.1

0.638

5.1

2.5

12.5

5.1

20.4

0.638

20.4

2.5

6.25

5.1

20.4

0.638

40.8

2.5

160

1.56

5.1

20.4

0.638

40.8

2.5

160

FXLS8471Q 데이터시트(PDF) 47 Page - Freescale Semiconductor, Inc

FXLS8471Q 데이터시트(HTML) 47 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75

데이터시트 다운로드

링크 URL