XC164CS datasheet(62/71 Pages) INFINEON

62 / 71 page

XC164

Derivatives

Timing Parameters

Data Sheet

V2.1, 2003-06

For a period of

× TCM the accumulated PLL jitter is defined by the deviation D

DN [ns] = ±(1.5 + 6.32 × N / fMC); fMC in [MHz], N = number of consecutive TCMs.

So, for a period of 3 TCMs @ 20 MHz and K = 12: D3 = ±(1.5 + 6.32 × 3 / 20) = 2.448 ns.

This formula is applicable for K

× N < 95. For longer periods the K× N=95 value can be

used. This steady value can be approximated by: DNmax [ns] = ±(1.5 + 600 / (K × fMC)).

Figure 16

Approximated Accumulated PLL Jitter

Note: The bold lines indicate the minimum accumulated jitter which can be achieved by

selecting the maximum possible output prescaler factor K.

Different frequency bands can be selected for the VCO, so the operation of the PLL can

be adjusted to a wide range of input and output frequencies:

Table 15

VCO Bands for PLL Operation1)

Values guarnteed by design characterisation.

PLLCON.PLLVB VCO Frequency Range

Base Frequency Range

100

…150 MHz

…80 MHz

150

…200 MHz

…130 MHz

200

…250 MHz

…180 MHz

Reserved

m c b04413_x c .vs d

A c c. jitte r D

±8

±6

±4

±2

±1

51 0

2 0

K=5

40 M

±7

±5

±3

K=6

K= 1 2

K= 1 5

K= 8

K= 1 0

XC164CS 데이터시트(PDF) 62 Page - Infineon Technologies AG

XC164CS 데이터시트(HTML) 62 Page - Infineon Technologies AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71

데이터시트 다운로드

링크 URL