전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

XC164CS 데이터시트(PDF) 10 Page - Infineon Technologies AG

부품명 XC164CS
상세설명  16-Bit Single-Chip Microcontroller
PDF  71 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  INFINEON [Infineon Technologies AG]
홈페이지  http://www.infineon.com
Logo INFINEON - Infineon Technologies AG

XC164CS 데이터시트(HTML) 10 Page - Infineon Technologies AG

Back Button XC164CS Datasheet HTML 6Page - Infineon Technologies AG XC164CS Datasheet HTML 7Page - Infineon Technologies AG XC164CS Datasheet HTML 8Page - Infineon Technologies AG XC164CS Datasheet HTML 9Page - Infineon Technologies AG XC164CS Datasheet HTML 10Page - Infineon Technologies AG XC164CS Datasheet HTML 11Page - Infineon Technologies AG XC164CS Datasheet HTML 12Page - Infineon Technologies AG XC164CS Datasheet HTML 13Page - Infineon Technologies AG XC164CS Datasheet HTML 14Page - Infineon Technologies AG Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 71 page
background image
XC164
Derivatives
General Device Information
Data Sheet
6
V2.1, 2003-06
Table 2
Pin Definitions and Functions
Symbol Pin
Num.
Input
Outp.
Function
RSTIN
1
I
Reset Input with Schmitt-Trigger characteristics. A low level
at this pin while the oscillator is running resets the XC164.
A spike filter suppresses input pulses <10 ns. Input pulses
>100 ns safely pass the filter. The minimum duration for a
safe recognition should be 100 ns + 2 CPU clock cycles.
Note: The reset duration must be sufficient to let the
hardware configuration signals settle.
External circuitry must guarantee low level at the
RSTIN pin at least until both power supply voltages
have reached the operating range.
P20.12
2
IO
For details, please refer to the description of P20.
NMI
3
I
Non-Maskable Interrupt Input. A high to low transition at this
pin causes the CPU to vector to the NMI trap routine. When
the PWRDN (power down) instruction is executed, the NMI
pin must be low in order to force the XC164 into power down
mode. If NMI is high, when PWRDN is executed, the part will
continue to run in normal mode.
If not used, pin NMI should be pulled high externally.
P0H.0-
P0H.3
4
…7
IO
For details, please refer to the description of PORT0.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com