전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

MEC1322 데이터시트(PDF) 232 Page - Microchip Technology

부품명 MEC1322
상세설명  Keyboard and Embedded Controller for Notebook PC
PDF  456 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  MICROCHIP [Microchip Technology]
홈페이지  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

MEC1322 데이터시트(HTML) 232 Page - Microchip Technology

Back Button MEC1322 Datasheet HTML 228Page - Microchip Technology MEC1322 Datasheet HTML 229Page - Microchip Technology MEC1322 Datasheet HTML 230Page - Microchip Technology MEC1322 Datasheet HTML 231Page - Microchip Technology MEC1322 Datasheet HTML 232Page - Microchip Technology MEC1322 Datasheet HTML 233Page - Microchip Technology MEC1322 Datasheet HTML 234Page - Microchip Technology MEC1322 Datasheet HTML 235Page - Microchip Technology MEC1322 Datasheet HTML 236Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 232 / 456 page
background image
MEC1322
DS00001719D-page 232
 2014 - 2015 Microchip Technology Inc.
19.5
Signal Description
There are no external signals.
19.6
Host Interface
The registers defined for the RTC With Date and DST Adjustment are accessible by the host and EC.
19.7
Power, Clocks and Resets
This section defines the Power, Clock, and Reset parameters of the block.
19.7.1
POWER DOMAINS
19.7.2
CLOCKS
19.7.3
RESETS
19.8
Interrupts
TABLE 19-1:
POWER SOURCES
Name
Description
VBAT
This power well sources all of the internal registers and logic in this
block.
VCC1
This power well sources only bus communication. The block continues
to operate internally while this rail is down.
TABLE 19-2:
CLOCKS
Name
Description
32KHz_Clk
This 32KHz clock input drives all internal logic, and will be present at all
times that the VBAT well is powered.
TABLE 19-3:
RESET SIGNALS
Name
Description
VBAT_POR
This reset signal is used in the RTC_RST signal to reset all of the
registers and logic in this block. It directly resets the Soft Reset bit in the
RTC Control Register.
RTC_RST
This reset signal resets all of the registers and logic in this block, except
for the Soft Reset bit in the RTC Control Register. It is triggered by
VBAT_POR, but can also be triggered by a Soft Reset from the RTC
Control Register.
VCC1_RESET
This reset signal is used to inhibit the bus communication logic, and
isolates this block from VCC1 powered circuitry on-chip. Otherwise it has
no effect on the internal state.
TABLE 19-4:
SYSTEM INTERRUPTS
Source
Description
RTC
This interrupt source for the SIRQ logic is generated when any of the fol-
lowing events occur:
• Update complete. This is triggered, at 1-second intervals, when the
Time register updates have completed
• Alarm. This is triggered when the alarm value matches the current
time (and date, if used)
• Periodic. This is triggered at the chosen programmable rate



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com