MEC1322 datasheet(115/456 Pages) MICROCHIP

115 / 456 page

 2014 - 2015 Microchip Technology Inc.

DS00001719D-page 115

MEC1322

9.5

Power, Clocks and Reset

This section defines the Power, Clock, and Reset parameters of the block.

9.5.1

POWER DOMAINS

9.5.2

CLOCK INPUTS

This block has no special clocking requirements. Host register accesses are synchronized to the host bus clock and EC

9.5.3

RESETS

9.6

Interrupts

This section defines the Interrupt Sources generated from this block.

9.7

Low Power Modes

The Embedded Memory Interface (EMI) automatically enters low power mode when no transaction target it.

TABLE 9-1:

POWER SOURCES

Name

Description

VCC1

The logic and registers implemented in this block reside on this single

power well.

TABLE 9-2:

RESET SIGNALS

Name

Description

VCC1_RESET

This reset signal resets all the logic and register in this block.

TABLE 9-3:

SYSTEM INTERRUPTS

Source

Description

Host Event

This interrupt source for the SIRQ logic is generated when any of the

EC_SWI bits are asserted and the corresponding EC_SWI_EN bits are

asserted as well.

This event is also asserted if the host writes the EC-to-HOST Mailbox

EC-to-Host

This interrupt source for the SIRQ logic is generated by the host writing

the EC-to-HOST Mailbox Register.

TABLE 9-4:

EC INTERRUPTS

Source

Description

Host-to-EC

Interrupt source for the Interrupt Aggregator, generated by the host writ-

ing the HOST-to-EC Mailbox Register.

MEC1322 데이터시트(PDF) 115 Page - Microchip Technology

MEC1322 데이터시트(HTML) 115 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL