전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

MEC1322 데이터시트(PDF) 122 Page - Microchip Technology

부품명 MEC1322
상세설명  Keyboard and Embedded Controller for Notebook PC
PDF  456 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  MICROCHIP [Microchip Technology]
홈페이지  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

MEC1322 데이터시트(HTML) 122 Page - Microchip Technology

Back Button MEC1322 Datasheet HTML 118Page - Microchip Technology MEC1322 Datasheet HTML 119Page - Microchip Technology MEC1322 Datasheet HTML 120Page - Microchip Technology MEC1322 Datasheet HTML 121Page - Microchip Technology MEC1322 Datasheet HTML 122Page - Microchip Technology MEC1322 Datasheet HTML 123Page - Microchip Technology MEC1322 Datasheet HTML 124Page - Microchip Technology MEC1322 Datasheet HTML 125Page - Microchip Technology MEC1322 Datasheet HTML 126Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 122 / 456 page
background image
MEC1322
DS00001719D-page 122
 2014 - 2015 Microchip Technology Inc.
9.9.6
EC DATA BYTE 1 REGISTER
9.9.7
EC DATA BYTE 2 REGISTER
9.9.8
EC DATA BYTE 3 REGISTER
9.9.9
INTERRUPT SOURCE LSB REGISTER
Offset
05h
Bits
Description
Type
Default
Reset
Event
7:0 EC_DATA_BYTE_1
This is byte 1 of the 32-bit EC Data Register.
Use of the Data Byte registers to access EC memory is defined in
detail in Section 9.8.2, "EC Data Register".
R/W
0h
VCC1_R
ESET
Offset
06h
Bits
Description
Type
Default
Reset
Event
7:0 EC_DATA_BYTE_2
This is byte 2 of the 32-bit EC Data Register.
Use of the Data Byte registers to access EC memory is defined in
detail in Section 9.8.2, "EC Data Register".
R/W
0h
VCC1_R
ESET
Offset
07h
Bits
Description
Type
Default
Reset
Event
7:0 EC_DATA_BYTE_3
This is byte 3 (Most Significant Byte) of the 32-bit EC Data Register.
Use of the Data Byte registers to access EC memory is defined in
detail in Section 9.8.2, "EC Data Register".
R/W
0h
VCC1_R
ESET
Offset
08h
Bits
Description
Type
Default
Reset
Event
7:1 EC_SWI_LSB
EC Software Interrupt Least Significant Bits. These bits are software
interrupt bits that may be set by the EC to notify the host of an event.
The meaning of these bits is dependent on the firmware implemen-
tation.
Each bit in this field is cleared when written with a ‘1b’. The ability to
clear the bit can be disabled by the EC if the corresponding bit in the
Host Clear Enable Register is set to ‘0b’. This may be used by firm-
ware for events that cannot be cleared while the event is still active.
R/WC
0h
VCC1_R
ESET



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com