전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

MEC1322 데이터시트(PDF) 185 Page - Microchip Technology

부품명 MEC1322
상세설명  Keyboard and Embedded Controller for Notebook PC
PDF  456 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  MICROCHIP [Microchip Technology]
홈페이지  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

MEC1322 데이터시트(HTML) 185 Page - Microchip Technology

Back Button MEC1322 Datasheet HTML 181Page - Microchip Technology MEC1322 Datasheet HTML 182Page - Microchip Technology MEC1322 Datasheet HTML 183Page - Microchip Technology MEC1322 Datasheet HTML 184Page - Microchip Technology MEC1322 Datasheet HTML 185Page - Microchip Technology MEC1322 Datasheet HTML 186Page - Microchip Technology MEC1322 Datasheet HTML 187Page - Microchip Technology MEC1322 Datasheet HTML 188Page - Microchip Technology MEC1322 Datasheet HTML 189Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 185 / 456 page
background image
 2014 - 2015 Microchip Technology Inc.
DS00001719D-page 185
MEC1322
14.11.7
INTERRUPT IDENTIFICATION REGISTER
By accessing this register, the host CPU can determine the highest priority interrupt and its source. Four levels of priority
interrupt exist. They are in descending order of priority:
1.
Receiver Line Status (highest priority)
2.
Received Data Ready
3.
Transmitter Holding Register Empty
4.
MODEM Status (lowest priority)
Information indicating that a prioritized interrupt is pending and the source of that interrupt is stored in the Interrupt Iden-
tification Register (refer to Table 14-13). When the CPU accesses the IIR, the Serial Port freezes all interrupts and indi-
cates the highest priority pending interrupt to the CPU. During this CPU access, even if the Serial Port records new
interrupts, the current indication does not change until access is completed. The contents of the IIR are described below.
0 EXRF
Enable XMIT and RECV FIFO. Setting this bit to a logic “1” enables
both the XMIT and RCVR FIFOs. Clearing this bit to a logic “0” dis-
ables both the XMIT and RCVR FIFOs and clears all bytes from both
FIFOs. When changing from FIFO Mode to non-FIFO (16450) mode,
data is automatically cleared from the FIFOs. This bit must be a 1
when other bits in this register are written to or they will not be prop-
erly programmed.
W0h
RESET
TABLE 14-12: RECV FIFO TRIGGER LEVELS
Bit 7
Bit 6
RECV FIFO
Trigger Level (BYTES)
00
1
14
10
8
114
Offset
02h
Bits
Description
Type
Default
Reset
Event
7:6 FIFO_EN
These two bits are set when the FIFO CONTROL Register bit 0
equals 1.
R0h
RESET
5:4 Reserved
R
-
-
3:1 INTID
These bits identify the highest priority interrupt pending as indicated
by Table 14-13, "Interrupt Control Table". In non-FIFO mode, Bit[3] is
a logic “0”. In FIFO mode Bit[3] is set along with Bit[2] when a time-
out interrupt is pending.
R0h
RESET
Offset
02h
Bits
Description
Type
Default
Reset
Event



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com