A6986F datasheet(15/72 Pages) STMICROELECTRONICS

15 / 72 page

DocID027739 Rev 1

15/72

A6986F

Functional description

Figure 3. Internal block diagram

5.1

Power supply and voltage reference

The internal regulator block consists of a start-up circuit, the voltage pre-regulator that

provides current to all the blocks and the bandgap voltage reference. The starter supplies

the startup current when the input voltage goes high and the device is enabled (SS/INH pin

over the inhibits threshold).

The pre-regulator block supplies the bandgap cell and the rest of the circuitry with

a regulated voltage that has a very low supply voltage noise sensitivity.

Switchover feature

The switchover scheme of the pre-regulator block features to derive the main contribution of

the supply current for the internal circuitry from an external voltage (3 V < VBIAS < 5.5 V is

typically connected to the regulated output voltage). This helps to decrease the equivalent

quiescent current seen at VIN. (Please refer to Section 5.6: Switchover feature on page 31).

5.2

Voltages monitor

An internal block continuously senses the VCC, VBIAS and VBG. If the monitored voltages are

good, the regulator starts operating. There is also a hysteresis on the VCC (UVLO).

RST

DRIVER

GND

PEAK

VALLEY

ZERO

CROSSING

LOOP

CONTROL

OSCILLATOR

L.N. / L.C.

RST TH.

VOUT

E/A

POWER

PMOS

POWER

NMOS

SENSE

PMOS

SENSE

NMOS

Vcc

SLOPE

VIN

SYNC

COMP

GND

DRIVER

GND

VALLEY

LOOP

CONTROL

E/A

POWER

PMOS

MOS

SLOPE

OVP

MLF

DELAY

SS/INH

VREF

TSS

FSW

GDIV INT

A6986F 데이터시트(PDF) 15 Page - STMicroelectronics

A6986F 데이터시트(HTML) 15 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72

데이터시트 다운로드

링크 URL