전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

ST2100 데이터시트(PDF) 12 Page - STMicroelectronics

부품명 ST2100
상세설명  Broadband powerline communication SoC optimized
PDF  39 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST2100 데이터시트(HTML) 12 Page - STMicroelectronics

Back Button ST2100 Datasheet HTML 8Page - STMicroelectronics ST2100 Datasheet HTML 9Page - STMicroelectronics ST2100 Datasheet HTML 10Page - STMicroelectronics ST2100 Datasheet HTML 11Page - STMicroelectronics ST2100 Datasheet HTML 12Page - STMicroelectronics ST2100 Datasheet HTML 13Page - STMicroelectronics ST2100 Datasheet HTML 14Page - STMicroelectronics ST2100 Datasheet HTML 15Page - STMicroelectronics ST2100 Datasheet HTML 16Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 12 / 39 page
background image
Architecture description
ST2100
12/39
DocID025777 Rev 1
3.6
High-speed connectivity subsystem
Ethernet 10/100 MAC with MII interface (IEEE 802.3), with external PHY
RevMII (supporting 25 and 50 MHz clock frequencies)
IEEE 802.1-AS and 802.1-Qav for audio video (AV) traffic
USB 2.0 (high-full-low speed) port with integrated PHY able to work as a host or
device. The PHY is embedded.
One USB host controller compatible with USB 2.0 high-speed specification
managing a single port. The peripheral has a dedicated channel to the multiport
memory controller and a dedicated slave port for CPU programming (OHCI and
EHCI).
One USB device compatible with USB 2.0 high-speed specifications. A dedicated
channel connects the peripheral with the multiport memory controller and registers
and an internal FIFO are accessible from the CPU through the main AHB bus.
A USB plug detector block is also available to detect the presence of the VBUS
voltage.
3.7
Low-speed connectivity subsystem
Two independent UARTs supporting hardware flow control up to 460.8 Kbits/s
Fast IrDA controller with a speed rate from 9.6 Kbits/s to 4 Mbits/s (SIR/MIR/FIR)
One synchronous “Serial Port Interface” (SPI) controller capable of operating as
a master or a slave (Motorola - Texas Instruments - National Semiconductor) with
a speed (data) rate up to 20 Mbits/s
One I2C (also known as a digital audio interface) controller capable of operating in
master and slave mode and covering all the possible data rates (high, fast and low)
JPEG codec accelerator (1 clock per pixel)
8 Kbytes of static RAM
“Flexible Static Memory Controller” (FSMC) supporting:
Asynchronous parallel NAND and NOR Flash memories
Synchronous and asynchronous SRAM
Two independent “Controller Area Network” (CAN) interfaces compliant with CAN
protocol version 2.0 parts A and B (up to 1 Mbit/s).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com