| 전자부품 데이터시트 검색엔진 |
|
VD5377 데이터시트(PDF) 20 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
VD5377 데이터시트(HTML) 20 Page - STMicroelectronics |
|
20 / 88 page ![]() System overview VD5377 20/88 Doc ID 022952 Rev 2 POWERDOWN pin is deasserted, the internal 1.8 V regulator is re-enabled triggering a POR (Power-On Reset) and the MCU re-initializes as at power-up before entering the SW STBY state. The device must be re-configured after POWERDOWN. Key timing parameters are shown in Table 9. Table 9. Manual mode timing constraints Symbol Parameter Typical t1 POR Delay (POR threshold = 1.4 V typ) 20 µs t2 Clock Startup 1 µs t3 MCU boot time 450 µs t4 Minimum Powerdown time (220 nF regulator capacitor) 10 ms t5(1) 1. No I2C comms permitted to VD5377 after Standby pin asserted Standby pin latency (up to 1 frame at 1 kf/s) up to 1 ms |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |