전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

AD6635BB/PCB 데이터시트(PDF) 41 Page - Analog Devices

부품명 AD6635BB/PCB
상세설명  4-Channel, 80 MSPS WCDMA Receive Signal Processor (RSP)
PDF  60 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  AD [Analog Devices]
홈페이지  http://www.analog.com
Logo AD - Analog Devices

AD6635BB/PCB 데이터시트(HTML) 41 Page - Analog Devices

Back Button AD6635BB/PCB Datasheet HTML 37Page - Analog Devices AD6635BB/PCB Datasheet HTML 38Page - Analog Devices AD6635BB/PCB Datasheet HTML 39Page - Analog Devices AD6635BB/PCB Datasheet HTML 40Page - Analog Devices AD6635BB/PCB Datasheet HTML 41Page - Analog Devices AD6635BB/PCB Datasheet HTML 42Page - Analog Devices AD6635BB/PCB Datasheet HTML 43Page - Analog Devices AD6635BB/PCB Datasheet HTML 44Page - Analog Devices AD6635BB/PCB Datasheet HTML 45Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 41 / 60 page
background image
REV. 0
AD6635
–41–
WAIT ensures that the amount of time the AD6635 needs to
wait to begin data transmission is at least equal to the minimum
amount of time the TigerSHARC is expecting it to wait. If the
PCLK of the AD6635 is out of phase with the PCLK of the
TigerSHARC and the argument to the ceil( ) function is an
integer, then WAIT must be strictly greater than the value given
in the above formula. If the LCLKs are in phase, the maximum
output data rate is
ff
LCLK
LCLK
TSHARC
__
34
15
6
£¥
otherwise, it is
ff
LCLK
LCLK
TSHARC
__
34
14
6
£¥
TigerSHARC Configuration
Since the AD6635 is always the transmitter in this link and the
TigerSHARC is always the receiver, the following values can be
programmed into the LCTL register for the link port used to
receive AD6635 output data. “User” means that the actual
register value depends on the user’s application.
Table IX. TigerSHARC LCTLx Register Configuration
VERE
0
SPD
User
LTEN
0
PSIZE
1
TTOE
0
CERE
0
LREN
1
RTOE
1
Table X. Channel Memory Map (Part 1)
Channel Address
Register
Bit Width
Comments
00–7F
Coefficient Memory (CMEM)
20
128
20-Bit Memory
80
CHANNEL SLEEP
1
0: SLEEP Bit from EXT_ADDRESS 3
81
Soft_Sync Control Register
2
1: Hop
0: Start
82
Pin_SYNC Control Register
3
2: First SYNC Only
1: Hop_En
0: Start_En
83
Start Holdoff Counter
16
Start Holdoff Value
84
NCO Frequency Holdoff Counter
16
NCO_FREQ Holdoff Value
85
NCO Frequency Register 0
16
NCO_FREQ[15:0]
86
NCO Frequency Register 1
16
NCO_FREQ[31:16]
87
NCO Phase Offset Register
16
NCO_PHASE[15:0]
88
NCO Control Register
9
8–7: SYNC Input Select[1:0]
6: WB Input Select B/A
5–4: Input Enable Control
11: Clock on IEN Transition to Low
10: Clock on IEN Transition to High
01: Clock on IEN High
00: Mask on IEN Low
3: Clear Phase Accumulator on HOP
2: Amplitude Dither
1: Phase Dither
0: Bypass (A Input
Æ I-Path, B Æ Q)
89–8F
Unused
(C Input
ÆI-Path, D ÆQ)
MEMORY MAP
This section describes the memory maps for channel, memory,
and for the input and output control registers.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com