전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

AD6635BB/PCB 데이터시트(PDF) 10 Page - Analog Devices

부품명 AD6635BB/PCB
상세설명  4-Channel, 80 MSPS WCDMA Receive Signal Processor (RSP)
PDF  60 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  AD [Analog Devices]
홈페이지  http://www.analog.com
Logo AD - Analog Devices

AD6635BB/PCB 데이터시트(HTML) 10 Page - Analog Devices

Back Button AD6635BB/PCB Datasheet HTML 6Page - Analog Devices AD6635BB/PCB Datasheet HTML 7Page - Analog Devices AD6635BB/PCB Datasheet HTML 8Page - Analog Devices AD6635BB/PCB Datasheet HTML 9Page - Analog Devices AD6635BB/PCB Datasheet HTML 10Page - Analog Devices AD6635BB/PCB Datasheet HTML 11Page - Analog Devices AD6635BB/PCB Datasheet HTML 12Page - Analog Devices AD6635BB/PCB Datasheet HTML 13Page - Analog Devices AD6635BB/PCB Datasheet HTML 14Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 60 page
background image
REV. 0
–10–
AD6635
MICROPROCESSOR PORT TIMING CHARACTERISTICS1, 2
Test
AD6635BB
Parameter (Conditions)
Temp
Level
Min
Typ
Max
Unit
MICROPROCESSOR PORT, MODE MNM (MODE = 0)
MODE INM WRITE TIMING
tSC
Control
3 to
≠CLKn Setup Time
Full
IV
2.0
ns
tHC
Control
3 to
≠CLKn Hold Time
Full
IV
2.5
ns
tHWR
WR(RW) to RDY(DTACK) Hold Time
Full
IV
7.0
ns
tSAM
Address/Data to
WR(RW) Setup Time
Full
IV
3.0
ns
tHAM
Address/Data to RDY(
DTACK) Hold Time
Full
IV
5.0
ns
tDRDY
WR(RW) to RDY(DTACK) Delay
Full
IV
8.0
ns
tACC
WR(RW) to RDY(DTACK) High Delay
Full
IV
4
tCLK
5
tCLK
9
tCLK
ns
MODE INM READ TIMING
tSC
Control
3 to
≠CLKn Setup Time
Full
IV
5.0
ns
tHC
Control
3 to
≠CLKn Hold Time
Full
IV
2.0
ns
tSAM
Address to
RD(DS) Setup Time
Full
IV
0.0
ns
tHAM
Address to Data Hold Time
Full
IV
5.0
ns
tDRDY
RD(DS) to RDY(DTACK) Delay
Full
IV
8.0
ns
tACC
RD(DS) to RDY(DTACK) High Delay
Full
IV
8
tCLK
10
tCLK 13
tCLK
ns
MICROPROCESSOR PORT, MODE MNM (MODE = 1)
MODE MNM WRITE TIMING
tSC
Control
3 to
≠CLKn Setup Time
Full
IV
2.0
ns
tHC
Control
3 to
≠CLKn Hold Time
Full
IV
2.5
ns
tHDS
DS(RD) to DTACK(RDY) Hold Time
Full
IV
8.0
ns
tHRW
RW(
WR) to DTACK(RDY) Hold Time
Full
IV
7.0
ns
tSAM
Address/Data to RW(
WR) Setup Time
Full
IV
3.0
ns
tHAM
Address/Data to RW(
WR) Hold Time
Full
IV
5.0
ns
tDDTACK DS(RD) to DTACK(RDY) Delay
Full
IV
8.0
ns
tACC
RW(
WR) to DTACK(RDY) Low Delay
Full
IV
4
tCLK
5
tCLK
9
tCLK
ns
MODE MNM READ TIMING
tSC
Control
3 to
≠CLKn Setup Time
Full
IV
5.0
ns
tHC
Control
3 to
≠CLKn Hold Time
Full
IV
2.0
ns
tHDS
DS(RD) to DTACK(RDY) Hold Time
Full
IV
8.0
ns
tSAM
Address to
DS(RD) Setup Time
Full
IV
0.0
ns
tHAM
Address to Data Hold Time
Full
IV
5.0
ns
tDDTACK DS(RD) to DTACK(RDY) Delay
Full
IV
8.0
ns
tACC
DS(RD) to DTACK(RDY) Low Delay
Full
IV
8
tCLK
10
tCLK 13
tCLK
ns
NOTES
1All Timing Specifications valid over VDD range of 2.25 V to 2.75 V, and VDDIO range of 3.0 V to 3.6 V.
2C
LOAD = 40 pF on all outputs unless otherwise specified.
3Specification pertains to control signals: R/W, (
WR), DS, (RD), CS0, CS1.
Specifications subject to change without notice.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com