| 전자부품 데이터시트 검색엔진 |
|
AD6635BB/PCB 데이터시트(PDF) 9 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD6635BB/PCB 데이터시트(HTML) 9 Page - Analog Devices |
|
9 / 60 page ![]() REV. 0 AD6635 –9– GENERAL TIMING CHARACTERISTICS1, 2 Test AD6635BB Parameter (Conditions) Temp Level Min Typ Max Unit INPUT CHARACTERISTICS tSPA PxACK to ØPCLKn Setup Time 1.0 ns tHPA PxACK to ØPCLKn Hold Time 1.0 ns LINK PORT TIMING REQUIREMENTS SWITCHING CHARACTERISTICS 3 tRDLCLK ≠PCLKn to ≠LxCLKOUT Delay Full IV 2.5 ns tFDLCLK ØPCLKn to ØLxCLKOUT Delay Full IV 0 ns tRLCLKDAT ≠LxCLKOUT to Lx[7:0] Delay Full IV 0 2.9 ns tFLCLKDAT ØLxCLKOUT to Lx[7:0] Delay Full IV 0 2.2 ns NOTES 1All Timing Specifications valid over VDD range of 2.25 V to 2.75 V, and VDDIO range of 3.0 V to 3.6 V. 2C LOAD = 40 pF on all outputs unless otherwise specified. 3The timing parameters for Px[15:0], PxREQ, PxACK, LxCLKOUT, and Lx[7:0] apply for output ports A, B, C, and D. (x stands for A, B, C, or D.) Specifications subject to change without notice. |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |