 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
PC87391 데이터시트(PDF) 63 Page - National Semiconductor (TI) |
|
|
|
|||||||||||||||||||||||||||||
PC87391 데이터시트(HTML) 63 Page - National Semiconductor (TI) |
|
|
63 / 148 page  2.0 Device Architecture and Configuration (Continued) 63 www.national.com Usage Hints: To operate GMP enhanced features, make sure to locate its base address within the LPC Wide Generic ad- dress range. When bit 3 of the GMP configuration register is set to 0 (default), the GMP operates in Legacy mode. In this mode, only the Game Port Legacy Status (GMPLST) register of the GMP is accessible, and is mapped to the base address of the GMP. For example, if GMP configuration bit 3 is set to 0 and the base address is programmed to 203h, the GMPLST register is mapped to address 203h, and is the only user-accessible GMP register. The GMP is also forced to operate in Legacy mode if the programmed base address is not 16-byte aligned; i.e. bits 3-0 of the base address are not all 0’s. When bit 3 of the GMP register is set to 1 and the programmed GMP base address is 16-byte aligned; i.e., bits 3-0 of the base address are all 0’s, the GMP can be operated in Enhanced mode. In this condtion, all the registers listed in the GMP chapter are accessible. |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
