전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

STA400A 데이터시트(PDF) 93 Page - STMicroelectronics

부품명 STA400A
상세설명  XMRADIO SDARS CHANNEL DECODER
PDF  117 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STA400A 데이터시트(HTML) 93 Page - STMicroelectronics

Back Button STA400A Datasheet HTML 89Page - STMicroelectronics STA400A Datasheet HTML 90Page - STMicroelectronics STA400A Datasheet HTML 91Page - STMicroelectronics STA400A Datasheet HTML 92Page - STMicroelectronics STA400A Datasheet HTML 93Page - STMicroelectronics STA400A Datasheet HTML 94Page - STMicroelectronics STA400A Datasheet HTML 95Page - STMicroelectronics STA400A Datasheet HTML 96Page - STMicroelectronics STA400A Datasheet HTML 97Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 93 / 117 page
background image
93/117
STA400A
0x040A).
b3-b0:
0000
Reserved
0001
Reserved
0010
Reserved for Future Use
0011
Reserved for Future Use
0100
Reserved for Future Use
0101
PC Bitstream Interface #2
0110
PC Bitstream Interface #1
0111
FEC_RS (Reed-Solomon decoder)
1000
FEC_FPP (FEC Pre-Processing)
1001
FEC_VD
1010
TDM
1011
Reserved for Future Use
1100
Terrestrial Demodulator (MCM demodulator)
1101
Satellite Demodulator #2 (QPSK2)
1110
Satellite Demodulator #1 (QPSK1)
1111
IF Sampling
CLKDIV_CONF
- Master Clock Programmable Divider
This register sets the division factor (2,4 or 8) of the master clock applied to XTI/MCLK input. The divided clock
is available at CLKD output (pin 56).
b1- b0 : CLK_DIV
00 = MCLK/2
(CLKD frequency = 23.92MHz/2=11.96MHz)
01 = MCLK/4
(CLKD frequency = 23.92MHz/2=11.96MHz)
10 = MCLK/8
(CLKD frequency = 23.92MHz/2=11.96MHz)
11 = Disabled
(CLKD fixed to GND)
QPSK_BER_CTRL
- Satellite Demodulators BER Control
This register is used in functional test mode for B.E.R. Measurement after satellite demodulation, using an ex-
ternal serial BER Tester. The BER measurement is on the hard decided output symbol and the relative clock
available at the FTESTOUT interface (see SELTSTOUT Register description).
This register controls the interface operations to synchronize the BER Tester on the demodulated satellite sym-
Type:
SingleByte - R/W
Word Length:
4
Byte Name
Address (Hex)
Bit Map
Reset Value (Hex)
TSTMUXCTL
040B
3-0
00
Type:
SingleByte - R/W
Word Length:
2
Byte Name
Address (Hex)
Bit Map
Reset Value (Hex)
CLKDIV_CONF
040C
1-0
03



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com