전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

P89LPC932BA 데이터시트(PDF) 47 Page - NXP Semiconductors

부품명 P89LPC932BA
상세설명  8-bit microcontroller with accelerated two-clock 80C51 core 8 kB Flash with 512-byte data EEPROM and 768-byte RAM
PDF  60 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  PHILIPS [NXP Semiconductors]
홈페이지  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

P89LPC932BA 데이터시트(HTML) 47 Page - NXP Semiconductors

Back Button P89LPC932BA Datasheet HTML 43Page - NXP Semiconductors P89LPC932BA Datasheet HTML 44Page - NXP Semiconductors P89LPC932BA Datasheet HTML 45Page - NXP Semiconductors P89LPC932BA Datasheet HTML 46Page - NXP Semiconductors P89LPC932BA Datasheet HTML 47Page - NXP Semiconductors P89LPC932BA Datasheet HTML 48Page - NXP Semiconductors P89LPC932BA Datasheet HTML 49Page - NXP Semiconductors P89LPC932BA Datasheet HTML 50Page - NXP Semiconductors P89LPC932BA Datasheet HTML 51Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 47 / 60 page
background image
Philips Semiconductors
P89LPC932
8-bit microcontroller with accelerated two-clock 80C51 core
Product data
Rev. 04 — 06 January 2004
47 of 60
9397 750 12379
© Koninklijke Philips Electronics N.V. 2004. All rights reserved.
11. Dynamic characteristics
Table 9:
AC characteristics
Tamb =0 °Cto+70 °C for commercial, −40 °Cto+85 °C for industrial, unless otherwise specified.[1]
Symbol
Parameter
Conditions
Variable clock
fOSC =12MHz
Unit
Min
Max
Min
Max
fRCOSC
internal RC oscillator frequency
7.189
7.557
7.189
7.557
MHz
fWDOSC
internal Watchdog oscillator
frequency
280
480
280
480
kHz
fOSC
oscillator frequency
0
12
-
-
MHz
tCLCL
clock cycle
see Figure 22
83
-
-
-
ns
fCLKLP
CLKLP active frequency
0
8
-
-
MHz
Glitch filter
glitch rejection, P1.5/RST pin
-
50
-
50
ns
signal acceptance, P1.5/RST pin
125
-
125
-
ns
glitch rejection, any pin except
P1.5/RST
-
15
-
15
ns
signal acceptance, any pin except
P1.5/RST
50
-
50
-
ns
External clock
tCHCX
HIGH time
see Figure 22
33
tCLCL − tCLCX
33
-
ns
tCLCX
LOW time
see Figure 22
33
tCLCL − tCHCX
33
-
ns
tCLCH
rise time
see Figure 22
-8
-
8
ns
tCHCL
fall time
see Figure 22
-8
-
8
ns
Shift register (UART mode 0)
tXLXL
serial port clock cycle time
see Figure 21
16 tCLCL
-
1333
-
ns
tQVXH
output data set-up to clock rising edge see Figure 21
13 tCLCL
-
1083
-
ns
tXHQX
output data hold after clock rising
edge
see Figure 21
-tCLCL + 20
-
103
ns
tXHDX
input data hold after clock rising edge see Figure 21
-0
-
0
ns
tDVXH
input data valid to clock rising edge
see Figure 21
150
-
150
-
ns
SPI interface
fSPI
operating frequency
2.0 MHz (master)
-
-
-
-
MHz
2.0 MHz (slave)
0
2.0
0
2.0
MHz
3.0 MHz (master)
-
-
-
-
MHz
3.0 MHz (slave)
0
3.0
0
3.0
MHz
tSPICYC
cycle time
see Figures
23, 24, 25, 26
2.0 MHz (master)
-
-
-
-
ns
2.0 MHz (slave)
500
-
500
-
ns
3.0 MHz (master)
-
-
-
-
ns
3.0 MHz (slave)
333
-
333
-
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com