전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

DS3134 데이터시트(PDF) 149 Page - Dallas Semiconductor

부품명 DS3134
상세설명  Chateau Channelized T1 And E1 And HDLC Controller
PDF  203 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  DALLAS [Dallas Semiconductor]
홈페이지  https://www.maximintegrated.com/en.html
Logo DALLAS - Dallas Semiconductor

DS3134 데이터시트(HTML) 149 Page - Dallas Semiconductor

Back Button DS3134 Datasheet HTML 145Page - Dallas Semiconductor DS3134 Datasheet HTML 146Page - Dallas Semiconductor DS3134 Datasheet HTML 147Page - Dallas Semiconductor DS3134 Datasheet HTML 148Page - Dallas Semiconductor DS3134 Datasheet HTML 149Page - Dallas Semiconductor DS3134 Datasheet HTML 150Page - Dallas Semiconductor DS3134 Datasheet HTML 151Page - Dallas Semiconductor DS3134 Datasheet HTML 152Page - Dallas Semiconductor DS3134 Datasheet HTML 153Page - Dallas Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 149 / 203 page
background image
DS3134
149 of 203
PCI Target Retry
Targets can terminate the requested bus transaction before any data is transferred because the target is
busy and temporarily unable to process the transaction. Such a termination is called a target retry and no
data is transferred. A target retry is signaled to the initiator by the assertion of PSTOP* and not asserting
PTRDY* on the initial data phase (see Figure 9.1F). When Chateau is a target, it will only issue a target
retry when the Host is accessing the Local Bus. This will occur when the Local Bus is being operated in
the arbitration mode and at the instant the Host requests access to the Local Bus, it is busy. See Section
10.1 for more details on the operation of the Local Bus.
PCI Target Retry Figure 9.1F
PCI Target Disconnect
A target can terminate a transaction prematurely by asserting PSTOP* (see Figure 9.1G). Depending on
the current state of the ready signals when PSTOP* is asserted, data may or may not be transferred. The
target will always deassert PSTOP* when it detects that the initiator has deasserted PFRAME*. When
Chateau is a target, it will disconnect with data after the first data phase is complete if the master attempts
a burst transaction. This is because the device does not support burst transactions when it is a target.
When it is an initiator and experiences a disconnect from the target, it will attempt another bus transaction
(if it still has the bus granted) after waiting either one (disconnect without data) or two clock cycles
(disconnect with data).
1234
5678910
PCLK
PFRAME*
PSTOP*
PDEVSEL*
pci_tret
PTRDY*
PIRDY*



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com