| 전자부품 데이터시트 검색엔진 |
|
OV7620 데이터시트(PDF) 4 Page - List of Unclassifed Manufacturers |
|
|
|||||||||||||||||||||||||||||
OV7620 데이터시트(HTML) 4 Page - List of Unclassifed Manufacturers |
|
4 / 60 page ![]() OV7620 Product Specifications - Rev. 1.2 (5/13/00) OMNIVISION TECHNOLOGIES INC. 4 Preliminary Company Confidential 1.2 Pin Assignments Table 1:Pin Descriptions(Pin type and default level: I-1: digital input+10k pull up; I-0: digital input +10k pull down, XI/XO; xtal IO; /Secondary functions are set during power up; O/I: digital CMOS level output Bias: power supply bias.). Pin # Name Class Function 1 SVDD Bias Sensing Power (+5V) pins. 8, 14,44 AVDD Bias Analog Power (+5V) pins. 29 DVDD Bias Digital Power (+5V) pins. 32 DOVDD Bias Digital I/O Power (+5V / +3.3V) pins. 48 SGND Bias Sensing ground connections. Connect to supply common 6, 7, 15, 43 AGND Bias Analog ground connections. Connect to supply common 30 DGND Bias Digital ground connection. Connect to supply common 31 DOGND Bias Digital Output ground connection. 2 RESET I Chip reset, “high” active. 3 AGCEN/RAMINT I-I AGCEN =1 enables the Auto Gain Control. AGCEN = 0 disables it. This pin setting is effective when pin SBB = 1. RAMINT=1 initializes frame transfer. 4 FREX I Frame exposure control input, effective in progressive scan only. The positive width of FREX defines the exposure time. 5 VrEQ CAP Internal voltage reference. Requires an 0.1uF decoupling capacitor to ground. 9 PWDN I-0 PWDN =1 puts chip in power down (sleep) mode. 10 VrS CAP Internal voltage reference. Requires an 0.1uF decoupling capacitor to ground. 11 VcCHG CAP Internal voltage reference. Requires an 1.0uF decoupling capacitor to ground. 12 SBB I SBB = 1 selects the power-up method of programming the internal functions. SBB = 0 selects the SCCB pin programming method. Results of the power-up method can only be changed by a new power-up or reset sequence. 13 VTO O Video Test Output (NTSC) 16 VSYNC/CSYS O/I VSYNC: Vertical sync output. This pin is asserted high during sev- eral scan lines in the vertical sync period. CSYS: Composite Sync. When not using SCCB, a 10k pull up changes pin 42(CHSYNC) to CSYS. 17 FODD/SRAM O/I FODD: Odd field flag. Asserted high during the odd field, low during the even field. SRAM: External SRAM 18 HREF/VSFRAM O/I HREF: Horizontal window reference output. HREF is high during the active pixel window, otherwise low. VSFRAM: Vertical Sync Frame. 19 UV7/B8 O/I UV7: Digital output UV bus. UV7 used for 16-bit operation for out- putting chrominance data. B8: Switch for 8 bit mode luminance/Chroma tristate. Default is 16 bit mode. 20 UV6/BPCLR O/I UV6: Digital output UV bus. UV6 used for 16-bit operation for out- putting chrominance data. BPCLR: Bypass RGB color matrix. 21 UV5/MIR O/I UV5: Digital output UV bus. UV5 used for 16-bit operation for out- putting chrominance data. MIR: Mirror. |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |