| 전자부품 데이터시트 검색엔진 |
|
OV7620 데이터시트(PDF) 16 Page - List of Unclassifed Manufacturers |
|
|
|||||||||||||||||||||||||||||
OV7620 데이터시트(HTML) 16 Page - List of Unclassifed Manufacturers |
|
16 / 60 page ![]() OV7620 Product Specifications - Rev. 1.2 (5/13/00) OMNIVISION TECHNOLOGIES INC. 16 Preliminary Company Confidential 1.6 ZV Port Interlace Timing The ZV Port is a single-source uni-directional video bus between a PC Card socket and a VGA controller. The ZV Port complies with CCIR601 timing to allow NTSC decoders to deliver real- time digital video straight into the VGA frame buffer from a PC Card. OV7620 support ZV Port Timing, which output signal can be output to a PC Card directly, then to VGA controller. The tim- ing is as below: FIG 1.4 ZV Port Timing Notes: ZV Port format output signal include: VSYNC: Vertical sync pulse. HREF: Horizontal valid data output window. PCLK: Pixel clock used to clock valid data and CHSYNC into ZV Port. Default frequency is 13.5MHz when use 27MHz as system clock. Rising edge of PCLK is used to clock the 16 Bit data. Y<7:0>: 8 Bit luminance data bus.. UV<7:0>: 8 Bit chrominance data bus. All Timing Parameters is list in following table.‘ VSYNC PCLK Y<7:0> UV<7:0> / HREF 639 640 t8 t8 Even Field 1(FODD=0) Odd Field(FODD=1) t6 t7 t1 t2 t3 t4 Horizontal Timing VSYNC Y<7:0>/ UV<7:0> Valid Data 1 Line Tvs Tve t5 Tline 1 2 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |