전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

STM32F058C8 데이터시트(PDF) 71 Page - STMicroelectronics

부품명 STM32F058C8
상세설명  Advanced ARM-based 32-bit MCU, 64 KB Flash, 11 timers, ADC, DAC & comm. interfaces, 1.8 V
PDF  104 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32F058C8 데이터시트(HTML) 71 Page - STMicroelectronics

Back Button STM32F058C8 Datasheet HTML 67Page - STMicroelectronics STM32F058C8 Datasheet HTML 68Page - STMicroelectronics STM32F058C8 Datasheet HTML 69Page - STMicroelectronics STM32F058C8 Datasheet HTML 70Page - STMicroelectronics STM32F058C8 Datasheet HTML 71Page - STMicroelectronics STM32F058C8 Datasheet HTML 72Page - STMicroelectronics STM32F058C8 Datasheet HTML 73Page - STMicroelectronics STM32F058C8 Datasheet HTML 74Page - STMicroelectronics STM32F058C8 Datasheet HTML 75Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 71 / 104 page
background image
DocID023402 Rev 3
71/104
STM32F058C8 STM32F058R8 STM32F058T8
Electrical characteristics
84
Equation 1: RAIN max formula
The formula above (Equation 1) is used to determine the maximum external impedance
allowed for an error below 1/4 of LSB. Here N = 12 (from 12-bit resolution).
WLATENCY(2)(4)
ADC_DR register ready
latency
ADC clock = HSI14
1.5 ADC
cycles + 2
fPCLK cycles
-
1.5 ADC
cycles + 3
fPCLK cycles
ADC clock = PCLK/2
-
4.5
-
fPCLK
cycle
ADC clock = PCLK/4
-
8.5
-
fPCLK
cycle
tlatr(2)
Trigger conversion latency
fADC = fPCLK/2 = 14 MHz
0.196
µs
fADC = fPCLK/2
5.5
1/fPCLK
fADC = fPCLK/4 = 12 MHz
0.219
µs
fADC = fPCLK/4
10.5
1/fPCLK
fADC = fHSI14 = 14 MHz
0.179
-
0.250
µs
JitterADC
ADC jitter on trigger
conversion
fADC = fHSI14
-1
-
1/fHSI14
tS(2)
Sampling time
fADC = 14 MHz
0.107
-
17.1
µs
-
1.5
-
239.5
1/fADC
tSTAB(2)
Stabilization time
-
14
1/fADC
tCONV(2)
Total conversion time
(including sampling time)
fADC = 14 MHz,
12-bit resolution
1-
18
µs
12-bit resolution
14 to 252 (tS for sampling +12.5 for
successive approximation)
1/fADC
1. During conversion of the sampled value (12.5 x ADC clock period), an additional consumption of 100 µA on IDDA and 60 µA
on IDD should be taken into account.
2. Guaranteed by design, not tested in production.
3. Specified value includes only ADC timing. It does not include the latency of the register access.
4. This parameter specify latency for transfer of the conversion result to the ADC_DR register. EOC flag is set at this time.
Table 50. ADC characteristics (continued)
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
RAIN
TS
fADC CADC
2
N2
+
()
ln
×
×
----------------------------------------------------------------
RADC
<
Table 51. RAIN max for fADC = 14 MHz
Ts (cycles)
tS (µs)
RAIN max (kΩ)(1)
1.5
0.11
0.4
7.5
0.54
5.9
13.5
0.96
11.4



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com