전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

STM32F446VC 데이터시트(PDF) 150 Page - STMicroelectronics

부품명 STM32F446VC
상세설명  ARM Cortex-M4 32b MCUFPU, 225DMIPS, up to 512kB Flash/1284KB RAM, USB OTG HS/FS, 17 TIMs, 3 ADCs, 20 comm. interfaces
PDF  202 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32F446VC 데이터시트(HTML) 150 Page - STMicroelectronics

Back Button STM32F446VC Datasheet HTML 146Page - STMicroelectronics STM32F446VC Datasheet HTML 147Page - STMicroelectronics STM32F446VC Datasheet HTML 148Page - STMicroelectronics STM32F446VC Datasheet HTML 149Page - STMicroelectronics STM32F446VC Datasheet HTML 150Page - STMicroelectronics STM32F446VC Datasheet HTML 151Page - STMicroelectronics STM32F446VC Datasheet HTML 152Page - STMicroelectronics STM32F446VC Datasheet HTML 153Page - STMicroelectronics STM32F446VC Datasheet HTML 154Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 150 / 202 page
background image
Electrical characteristics
STM32F446xC/E
150/202
DocID027107 Rev 6
INL(4)
Integral non
linearity (difference
between
measured value at
Code i and the
value at Code i on
a line drawn
between Code 0
and last Code
1023)
--
-
±1
LSB
Given for the DAC in 10-bit
configuration.
--
-
±4
LSB
Given for the DAC in 12-bit
configuration.
Offset(4)
Offset error
(difference
between
measured value at
Code (0x800) and
the ideal value =
VREF+/2)
--
-
±10
mV
Given for the DAC in 12-bit
configuration
--
-
±3
LSB
Given for the DAC in 10-bit at
VREF+ = 3.6 V
-
-
-
±12
LSB
Given for the DAC in 12-bit at
VREF+ = 3.6 V
Gain
error(4)
Gain error
-
-
-
±0.5
%
Given for the DAC in 12-bit
configuration
tSETTLING(4
)
Total Harmonic
Distortion
Buffer ON
--
3
6
µs
CLOAD ≤ 50 pF,
RLOAD ≥ 5 kΩ
THD(4)
--
-
-
-
dB
CLOAD ≤ 50 pF,
RLOAD ≥ 5 kΩ
Update
rate(2)
Max frequency for
a correct
DAC_OUT change
when small
variation in the
input code (from
code i to i+1LSB)
--
-
1
MS/
s
CLOAD ≤ 50 pF,
RLOAD ≥ 5 kΩ
tWAKEUP(4)
Wakeup time from
off state (Setting
the ENx bit in the
DAC Control
register)
--
6.5
10
µs
CLOAD ≤ 50 pF, RLOAD ≥ 5 kΩ
input code between lowest
and highest possible ones.
PSRR+ (2)
Power supply
rejection ratio (to
VDDA) (static DC
measurement)
-
-
- 67
- 40
dB No RLOAD, CLOAD = 50 pF
1. VDDA minimum value of 1.7 V is obtained with the use of an external power supply supervisor (refer to Section 3.16.2:
Internal reset OFF).
2. Guaranteed by design.
3. The quiescent mode corresponds to a state where the DAC maintains a stable output level to ensure that no dynamic
consumption occurs.
4. Guaranteed based on test during characterization.
Table 85. DAC characteristics (continued)
Symbol
Parameter
Conditions
Min
Typ
Max Unit
Comments



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com