전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

BLUENRG-1 데이터시트(PDF) 83 Page - STMicroelectronics

부품명 BLUENRG-1
상세설명  Bluetooth low energy wireless system-on-chip
PDF  173 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

BLUENRG-1 데이터시트(HTML) 83 Page - STMicroelectronics

Back Button BLUENRG-1 Datasheet HTML 79Page - STMicroelectronics BLUENRG-1 Datasheet HTML 80Page - STMicroelectronics BLUENRG-1 Datasheet HTML 81Page - STMicroelectronics BLUENRG-1 Datasheet HTML 82Page - STMicroelectronics BLUENRG-1 Datasheet HTML 83Page - STMicroelectronics BLUENRG-1 Datasheet HTML 84Page - STMicroelectronics BLUENRG-1 Datasheet HTML 85Page - STMicroelectronics BLUENRG-1 Datasheet HTML 86Page - STMicroelectronics BLUENRG-1 Datasheet HTML 87Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 83 / 173 page
background image
BlueNRG-1
Functional details
DocID028866 Rev 1
83/173
3.10.2.2
I²C clock rate calculation
To define the I2C clock rate generation there is one register to configure: BRCR. The clock
rate can be calculated using this formula:
Where:
fI2C is the I2C peripheral clock, clocked on the system clock divided by 3.
BRCNT2 is a field of the BRCR register.
Foncycle depends on a programmable field of the CR register:
CR: FON = “00” => Filter the clock spike wide = 0 => Foncycle = 1
CR: FON = “01” => Filter the clock spike wide = 1 => Foncycle = 3
CR: FON = “10” => Filter the clock spike wide = 2 => Foncycle = 4
CR: FON = “11” => Filter the clock spike wide = 4 => Foncycle = 6
The minimum input clock frequency for the I2C is:
1.4 MHz if the I2C is in standard mode at 100 kHz.
7.2 MHz if the I2C is in fast mode at 400 kHz.
3.10.2.3
I²C configuration
Following a Reset, the I2C logic is disabled and must be configured when in this state.
The control register (CR) and baud rate register (BRCR) need to be programmed to
configure the following parameters of the peripheral:
Master or slave.
7- or 10-bit addressing mode
Speed mode
Clock rate
If in slave mode, the SCR register has to be programmed with the selected slave
address.
Then, if in master mode, the MCR register is used to define the transaction:
Read or write.
Slave addresses (7- or 10-bit) to communicate with.
Addressing a 7- or 10-bit slave address.
Stop condition, to generate a stop or restart condition at the end of the transaction (for
consecutive transactions).
Transaction length
For a master write, the data to transmit have to be written to the transmit FIFO in
the I2C_TFR register. For a master read, when the master transaction is done,
data are available in the receive FIFO in I2C_RFR.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com